



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, EBI/EMI, I²C, MMC/SD, QSPI, SCI, SPI, SSI, UART/USART, USB
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	124
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 28x14b; D/A 2x8b, 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LFQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7fs3a37a3a01cfb-aa0

High efficiency 48-MHz Arm® Cortex®-M4 core, 512-KB code flash memory, 96-KB SRAM, Segment LCD Controller, Capacitive Touch Sensing Unit, USB 2.0 Full-Speed, 14-Bit A/D Converter, 12-Bit D/A Converter, security and safety features.

Features

■ Arm Cortex-M4 Core with Floating Point Unit (FPU)

- Armv7E-M architecture with DSP instruction set
- Maximum operating frequency: 48 MHz
- Support for 4-GB address space
- Arm Memory Protection Unit (Arm MPU) with 8 regions
- Debug and Trace: ITM, DWT, FPB, TPIU, and ETB
- CoreSight™ debug port: JTAG-DP and SW-DP

■ Memory

- 512-KB code flash memory
- 8-KB data flash memory (100,000 erase/write cycles)
- 96-KB SRAM
- Flash Cache (FCACHE)
- Memory Protection Units
- Memory Mirror Function (MMF)
- 128-bit unique ID

■ Connectivity

- USB 2.0 Full-Speed (USBFS) module
 - On-chip transceiver with voltage regulator
 - Compliant with USB Battery Charging Specification 1.2
- Serial Communications Interface (SCI) × 6
 - UART
 - Simple IIC
 - Simple SPI
- Serial Peripheral Interface (SPI) × 2
- I²C bus interface (IIC) × 3
- Controller Area Network (CAN) module
- Serial Sound Interface Enhanced (SSIE)
- SD/MMC Host Interface (SDHI)
- Quad Serial Peripheral Interface (QSPI)
- External address space
 - 8-bit or 16-bit bus space is selectable per area

■ Analog

- 14-bit A/D Converter (ADC14)
- 12-bit D/A Converter (DAC12)
- 8-bit D/A Converter (DAC8) × 2 (for ACMPLP)
- Low Power Analog Comparator (ACMPLP) × 2
- Operational Amplifier (OPAMP) × 4
- Temperature Sensor (TSN)

■ Timers

- General PWM Timer 32-bit (GPT32) × 4
- General PWM Timer 16-bit (GPT16) × 6
- Asynchronous General-Purpose Timer (AGT) × 2
- Watchdog Timer (WDT)

■ Safety

- Error Correction Code (ECC) in SRAM
- SRAM parity error check
- Flash area protection
- ADC self-diagnosis function
- Clock Frequency Accuracy Measurement Circuit (CAC)
- Cyclic Redundancy Check (CRC) calculator
- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
- Independent Watchdog Timer (IWDT)
- GPIO readback level detection
- Register write protection
- Main oscillator stop detection
- Illegal memory access

■ System and Power Management

- Low power modes
- RealTime Clock (RTC) with calendar and Battery Backup support
- Event Link Controller (ELC)
- DMA Controller (DMAC) × 4
- Data Transfer Controller (DTC)
- Key Interrupt Function (KINT)
- Power-on reset
- Low Voltage Detection (LVD) with voltage settings

■ Security and Encryption

- AES128/256
- GHASH
- True Random Number Generator (TRNG)

■ Human Machine Interface (HMI)

- Segment LCD Controller (SLCDC)
 - Up to 54 segments × 4 commons
 - Up to 50 segments × 8 commons
- Capacitive Touch Sensing Unit (CTSU)

■ Multiple Clock Sources

- Main clock oscillator (MOSC)
 - (1 to 20 MHz when VCC = 2.4 to 5.5 V)
 - (1 to 8 MHz when VCC = 1.8 to 2.4 V)
 - (1 to 4 MHz when VCC = 1.6 to 1.8 V)
- Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO)
 - (24, 32, 48, 64 MHz when VCC = 2.4 to 5.5 V)
 - (24, 32, 48 MHz when VCC = 1.8 to 5.5 V)
 - (24, 32 MHz when VCC = 1.6 to 5.5 V)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- IWDT-dedicated on-chip oscillator (15 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- Clock out support

■ General Purpose I/O Ports

- Up to 126 input/output pins
 - Up to 3 CMOS input
 - Up to 123 CMOS input/output
 - Up to 11 input/output 5 V tolerant
 - Up to 2 high current (20 mA)

■ Operating Voltage

- VCC: 1.6 to 5.5 V

■ Operating Temperature and Packages

- Ta = -40°C to +85°C
 - 145-pin LGA (7 mm × 7 mm, 0.5 mm pitch)
 - 121-pin BGA (8 mm × 8 mm, 0.65 mm pitch)
 - 100-pin LGA (7 mm × 7 mm, 0.65 mm pitch)
- Ta = -40°C to +105°C
 - 144-pin LQFP (20 mm × 20 mm, 0.5 mm pitch)
 - 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch)
 - 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch)
 - 64-pin QFN (8 mm × 8 mm, 0.4 mm pitch)

Function	Signal	I/O	Description
GPT	GTETRGA, GTETRGB	Input	External trigger input pin
	GTIOC0A to GTIOC9A, GTIOC0B to GTIOC9B	I/O	Input capture, Output capture, or PWM output pin
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)
AGT	AGTEEE0, AGTEEE1	Input	External event input enable
	AGTIO0, AGTIO1	I/O	External event input and pulse output
	AGTO0, AGTO1	Output	Pulse output
	AGTOA0, AGTOA1	Output	Output compare match A output
	AGTOB0, AGTOB1	Output	Output compare match B output
RTC	RTCOUT	Output	Output pin for 1-Hz/64-Hz clock
	RTCIC0 to RTCIC2	Input	Time capture event input pins
SCI	SCK0 to SCK4, SCK9	I/O	Input/output pins for the clock (clock synchronous mode)
	RXD0 to RXD4, RXD9	Input	Input pins for received data (asynchronous mode/clock synchronous mode)
	TXD0 to TXD4, TXD9	Output	Output pins for transmitted data (asynchronous mode/clock synchronous mode)
	CTS0_RTS0 to CTS4_RTS4, CTS9_RTS9	I/O	Input/Output pins for controlling the start of transmission and reception (asynchronous mode/clock synchronous mode), active-low
	SCL0 to SCL4, SCL9	I/O	Input/output pins for the IIC clock (simple IIC)
	SDA0 to SDA4, SDA9	I/O	Input/output pins for the IIC data (simple IIC)
	SCK0 to SCK4, SCK9	I/O	Input/output pins for the clock (simple SPI)
	MISO0 to MISO4, MISO9	I/O	Input/output pins for slave transmission of data (simple SPI)
	MOSI0 to MOSI4, MOSI9	I/O	Input/output pins for master transmission of data (simple SPI)
	SS0 to SS4, SS9	Input	Slave-select input pins (simple SPI), active-low
IIC	SCL0 to SCL2	I/O	Input/output pins for clock
	SDA0 to SDA2	I/O	Input/output pins for data
SSIE	SSIBCK0	I/O	SSIE serial bit clock pin
	SSILRCK0/SSIIFS0	I/O	Word select pins
	SSITXDO	Output	Serial data output pins
	SSIRXDO	Input	Serial data input pins
	AUDIO_CLK	Input	External clock pin for audio (input oversampling clock)
SPI	RSPCKA, RSPCKB	I/O	Clock input/output pin
	MOSIA, MOSIB	I/O	Inputs or outputs data output from the master
	MISOA, MISOB	I/O	Inputs or outputs data output from the slave
	SSLA0, SSLB0	I/O	Input or output pin for slave selection
	SSLA1, SSLA2, SSLA3, SSLB1, SSLB2, SSLB3	Output	Output pin for slave selection

Pin number										Timers				Communication interfaces				Analog		HMI					
LGA145	LQFP144	BGA121	LQFP100	LGA100	LQFP64	QFN64	Power, System, Clock, Debug, CAC, VBATT	Interrupt	I/O ports	External bus	AGT	GPT, OPS, POEG	GPT	RTC	USBFS, CAN	SCI	IIC	SPI/QSPI	SSIE	SDHI	ADC14	DAC12, OPAMP	ACMP/LP	SLCDC	CTSU
K5	116	J4	79	G4				P503			GTET RGA			USB_E_XICEN	CTS2-/RTS2-/SS2-SCK3		QIO1			AN023	CMPIN0	SEG51			
L5	117	H4	80	G5				P504	ALE		GTET RGB			USB_I_D	SCK2-/CTS3-/RTS3-/SS3		QIO2			AN024					
K6	118	J5	81	G6				IRQ14	P505						RXD2-/MISO2-/SCL2		QIO3			AN025					
L6	119	H5						IRQ15	P506						TXD2-/MOSI2-/SDA2					AN026					
N4	120							P507												AN027					
N5	121	L4	82	K3			VCC																		
M5	122	K4	83	J3			VSS																		
M6	123	K5	84	J4	52	52		IRQ7	P015											AN010			TS28		
N6	124	L5	85	K4	53	53			P014											AN009	DA0				
M7	125	K6	86	J5	54	54	VREFL		P013											AN008	AMP1+				
N7	126	L6	87	K5	55	55	VREF_H		P012											AN007	AMP1-				
L7	127	J6	88	H5	56	56	AVCC0																		
L8	128	J7	89	H6	57	57	AVSS0																		
M8	129	K7	90	J6	58	58	VREFL0	IRQ15	P011											AN006	AMP2+		TS31		
N8	130	L7	91	K6	59	59	VREF_H0	IRQ14	P010											AN005	AMP2-		TS30		
M9	131						IRQ13	P009												AN015					
N9	132	H6	92	J7			IRQ12	P008												AN014					
K7	133	H7	93	H7				P007												AN013	AMP3_O				
L9	134	H8	94	G7			IRQ11	P006												AN012	AMP3-				
K8	135	L8	95	K7			IRQ10	P005												AN011	AMP3+				
K9	136	J8	96	J8	60	60	IRQ3	P004												AN004	AMP2_O				
K10	137	K8	97	H8	61	61		P003												AN003	AMP1_O				
M10	138	J9	98	K8	62	62	IRQ2	P002												AN002	AMP0_O				
N10	139	K9	99	K9	63	63	IRQ7	P001												AN001	AMP0-		TS22		
L10	140	L9	100	K10	64	64	IRQ6	P000												AN000	AMP0+		TS21		
N11	141						VSS																		
N12	142						VCC																		
M11	143	L10					IRQ14	P512			GTIOC_0A		CTX0	TxD4-/MISO4-/SDA4	SCL2										
M12	144	K10					IRQ15	P511			GTIOC_0B		CRX0	RxD4-/MISO4-/SCL4	SDA2										
E5		F6					NC																		

2.2 DC Characteristics

2.2.1 T_j/Ta Definition

Table 2.3 DC characteristicsConditions: Products with operating temperature (T_a) -40 to +105°C

Parameter	Symbol	Typ	Max	Unit	Test conditions
Permissible junction temperature	T _j	-	125	°C	High-speed mode
			105 ^{*1}		Middle-speed mode Low-voltage mode Low-speed mode Subosc-speed mode

Note: Make sure that T_j = T_a + θ_{ja} × total power consumption (W), where total power consumption = (V_{CC} - V_{OH}) × ΣI_{OH} + V_{OL} × ΣI_{OL} + I_{CCmax} × V_{CC}.

Note 1. The upper limit of operating temperature is 85°C or 105°C, depending on the product. For details, see [section 1.3, Part Numbering](#). If the part number shows the operation temperature at 85°C, then the maximum value of T_j is 105°C, otherwise, it is 125°C.

2.2.2 I/O V_{IH}, V_{IL}

Table 2.4 I/O V_{IH}, V_{IL} (1)Conditions: V_{CC} = AVCC0 = V_{CC_USB} = V_{CC_USB_LDO} = 2.7 to 5.5V, VBATT = 1.6 to 3.6 V, VSS = AVSS0 = 0 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Schmitt trigger input voltage	V _{IH}	V _{CC} × 0.7	-	5.8	V	-
	V _{IL}	-	-	V _{CC} × 0.3		
	ΔV _T	V _{CC} × 0.05	-	-		
	V _{IH}	V _{CC} × 0.8	-	-		
	V _{IL}	-	-	V _{CC} × 0.2		
	ΔV _T	V _{CC} × 0.1	-	-		
Input voltage (except for Schmitt trigger input pin)	V _{IH}	2.2	-	-	VCC = 3.6 to 5.5 V	-
	V _{IL}	2.0	-	-		
	V _{IL}	-	-	0.8		
	V _{IH}	V _{CC} × 0.8	-	5.8		
	V _{IL}	-	-	V _{CC} × 0.2		
	V _{IH}	V _{CC_USB} × 0.8	-	V _{CC_USB} + 0.3	VCC = 2.7 to 3.6 V	-
	V _{IL}	-	-	V _{CC_USB} × 0.2		
	V _{IH}	AVCC0 × 0.8	-	-		
	V _{IL}	-	-	AVCC0 × 0.2		
	V _{IH}	V _{CC} × 0.8	-	-		
When V _{BATT} power supply is selected	V _{IL}	-	-	V _{CC} × 0.2	-	-
	V _{IH}	V _{BATT} × 0.8	-	V _{BATT} + 0.3		
	ΔV _T	V _{BATT} × 0.05	-	-		

Note 1. P205, P206, P400, P401, P407, P408, P511, P512 (total 8 pins).

Note 2. P100, P101, P204, P205, P206, P400, P401, P407, P408, P511, P512 (total 11 pins).

Note 3. P205, P206, P400 to P404, P407, P408, P511, P512 (total 11pins).

2.2.5 I/O Pin Output Characteristics of Low Drive Capacity




Figure 2.2 V_{OH}/V_{OL} and I_{OH}/I_{OL} voltage characteristics at $T_a = 25^\circ\text{C}$ when low drive output is selected (reference data)




Figure 2.3 V_{OH}/V_{OL} and I_{OH}/I_{OL} temperature characteristics at $V_{CC} = 1.6\text{ V}$ when low drive output is selected (reference data)




Figure 2.14 V_{OH}/V_{OL} and I_{OH}/I_{OL} temperature characteristics at $VCC = 3.3\text{ V}$ when middle drive output is selected (reference data)




Figure 2.15 V_{OH}/V_{OL} and I_{OH}/I_{OL} temperature characteristics at $VCC = 5.5\text{ V}$ when middle drive output is selected (reference data)

2.3 AC Characteristics

2.3.1 Frequency

Table 2.17 Operation frequency value in high-speed operating mode

Conditions: VCC = AVCC0 = 2.4 to 5.5 V

Parameter		Symbol	Min	Typ	Max ^{*5}	Unit	
Operation frequency	System clock (ICLK) ^{*4}	f	2.7 to 5.5 V	0.032768	-	48	
			2.4 to 2.7 V	0.032768	-	16	
	FlashIF clock (FCLK) ^{*1, *2, *4}		2.7 to 5.5 V	0.032768	-	32	
			2.4 to 2.7 V	0.032768	-	16	
	Peripheral module clock (PCLKA) ^{*4}		2.7 to 5.5 V	-	-	48	
			2.4 to 2.7 V	-	-	16	
	Peripheral module clock (PCLKB) ^{*4}		2.7 to 5.5 V	-	-	32	
			2.4 to 2.7 V	-	-	16	
	Peripheral module clock (PCLKC) ^{*3, *4}		2.7 to 5.5 V	-	-	64	
			2.4 to 2.7 V	-	-	16	
	Peripheral module clock (PCLKD) ^{*4}		2.7 to 5.5 V	-	-	64	
			2.4 to 2.7 V	-	-	16	
	External bus clock (BCLK) ^{*4}		2.7 to 5.5 V	-	-	24	
			2.4 to 2.7 V	-	-	16	
	EBCLK pin output		2.7 to 5.5 V	-	-	12	
			2.4 to 2.7 V	-	-	8	

- Note 1. The lower-limit frequency of FCLK is 1 MHz while programming or erasing the flash memory. When using FCLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.
- Note 2. The frequency accuracy of FCLK must be $\pm 3.5\%$ while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.
- Note 3. The lower-limit frequency of PCLKC is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the 14-bit A/D converter is in use.
- Note 4. See section 9, Clock Generation Circuit in User's Manual for the relationship of frequencies between ICLK, PCLKA, PCLKB, PCLKC, PCLKD, FCLK, and BCLK.
- Note 5. The maximum value of operation frequency does not include the internal oscillator errors. The operation can be guaranteed with the errors of the internal oscillator. For details on the range for guaranteed operation, see [Table 2.22, Clock timing](#).




Figure 2.30 Main clock oscillation start timing




Figure 2.31 PLL clock oscillation start timing (PLL is operated after main clock oscillation has settled)




Figure 2.32 Sub-clock oscillation start timing




Figure 2.33 MOCO clock oscillation start timing

2.3.7 I/O Ports, POEG, GPT, AGT, KINT, and ADC14 Trigger Timing

Table 2.35 I/O Ports, POEG, GPT, AGT, KINT, and ADC14 trigger timing

Parameter		Symbol	Min	Max	Unit	Test conditions
I/O ports	Input data pulse width	t_{PRW}	1.5	-	t_{Pcyc}	Figure 2.47
	Input/output data cycle (P002, P003, P004, P007)	t_{POcyc}	10	-	us	
POEG	POEG input trigger pulse width	t_{POEW}	3	-	t_{Pcyc}	Figure 2.48
GPT	Input capture pulse width	t_{GTICW}	1.5	-	t_{PDcyc}	Figure 2.49
			2.5	-		
AGT	AGTIO, AGTEE input cycle	t_{ACYC}^{*1}	250	-	ns	Figure 2.50
			500	-	ns	
			1000	-	ns	
			2000	-	ns	
	AGTIO, AGTEE input high level width, low-level width	t_{ACKWH}, t_{ACKWL}	100	-	ns	
			200	-	ns	
			400	-	ns	
			800	-	ns	
	AGTIO, AGTO, AGTOA, AGTOB output cycle	t_{ACYC2}	62.5	-	ns	Figure 2.50
			125	-	ns	
			250	-	ns	
			500	-	ns	
ADC14	14-bit A/D converter trigger input pulse width	t_{TRGW}	1.5	-	t_{Pcyc}	Figure 2.51
KINT	KRn ($n = 00$ to 07) pulse width	t_{KR}	250	-	ns	Figure 2.52

Note 1. Constraints on AGTIO input: $t_{Pcyc} \times 2 < t_{ACYC}$

Note: t_{Pcyc} : PCLKB cycle, t_{PDcyc} : PCLKD cycle




Figure 2.47 I/O ports input timing




Figure 2.48 POEG input trigger timing




Figure 2.49 GPT input capture timing




Figure 2.50 AGT I/O timing




Figure 2.51 ADC14 trigger input timing




Figure 2.52 Key interrupt input timing



2.3.8 CAC Timing

Table 2.36 CAC timing

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
CAC	CACREF input pulse width	$t_{PBcyc}^{*1} \leq t_{cac}^{*2}$	t_{CACREF}	$4.5 \times t_{cac} + 3 \times t_{PBcyc}^{*1}$	-	-	ns
				$5 \times t_{cac} + 6.5 \times t_{PBcyc}^{*1}$	-	-	ns

Table 2.38 SCI timing (2) (2 of 2)

Parameter	Symbol	Min	Max	Unit	Test conditions
Simple SPI	t _{SA}	-	10 (PCLKA > 32 MHz), 6 (PCLKA ≤ 32 MHz)	t _{Pcyc}	Figure 2.58 and Figure 2.59
	t _{REL}	-	10 (PCLKA > 32 MHz), 6 (PCLKA ≤ 32 MHz)	t _{Pcyc}	

**Figure 2.55 SCI simple SPI mode clock timing****Figure 2.56 SCI simple SPI mode timing (master, CKPH = 1)**




Figure 2.65 SPI timing (master, CPHA = 1) (bit rate: PCLKA division ratio is set to 1/2)




Figure 2.66 SPI timing (slave, CPHA = 0)

Table 2.48 A/D conversion characteristics (1) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = 4.5 to 5.5 V, VREFH0 = 4.5 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions	
Conversion time* ¹ (Operation at PCLKC = 64 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.80	-	-	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0Dh	
		1.22	-	-	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 28h	
Offset error		-	±2.0	±18	LSB	High-precision channel	
				±24.0	LSB	Other than above	
Full-scale error		-	±3.0	±18	LSB	High-precision channel	
				±24.0	LSB	Other than above	
Quantization error		-	±0.5	-	LSB	-	
Absolute accuracy		-	±5.0	±20	LSB	High-precision channel	
				±32.0	LSB	Other than above	
DNL differential nonlinearity error		-	±4.0	-	LSB	-	
INL integral nonlinearity error		-	±4.0	±12.0	LSB	-	

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4, I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Table 2.49 A/D conversion characteristics (2) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH0 = 2.7 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions	
Frequency		1	-	48	MHz	-	
Analog input capacitance* ²	Cs	-	-	8 (reference data)	pF	High-precision channel	
		-	-	9 (reference data)	pF	Normal-precision channel	
Analog input resistance	Rs	-	-	2.5 (reference data)	kΩ	High-precision channel	
		-	-	6.7 (reference data)	kΩ	Normal-precision channel	
Analog input voltage range	Ain	0	-	VREFH0	V	-	
12-bit mode							
Resolution		-	-	12	Bit	-	
Conversion time* ¹ (Operation at PCLKC = 48 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.94	-	-	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0Dh	
		1.50	-	-	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 28h	
Offset error		-	±0.5	±4.5	LSB	High-precision channel	
				±6.0	LSB	Other than above	
Full-scale error		-	±0.75	±4.5	LSB	High-precision channel	
				±6.0	LSB	Other than above	
Quantization error		-	±0.5	-	LSB	-	
Absolute accuracy		-	±1.25	±5.0	LSB	High-precision channel	
				±8.0	LSB	Other than above	
DNL differential nonlinearity error		-	±1.0	-	LSB	-	
INL integral nonlinearity error		-	±1.0	±3.0	LSB	-	
14-bit mode							

Table 2.51 A/D conversion characteristics (4) in low power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH0 = 2.7 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions	
INL integral nonlinearity error	-	± 1.0	± 3.0	LSB	-	
14-bit mode						
Resolution	-	-	14	Bit	-	
Conversion time*1 (Operation at PCLKC = 24 MHz)	2.50	-	-	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh	
	3.63	-	-	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h	
Offset error		-	± 2.0	± 18	LSB	High-precision channel
				± 24.0	LSB	Other than above
Full-scale error		-	± 3.0	± 18	LSB	High-precision channel
				± 24.0	LSB	Other than above
Quantization error		-	± 0.5	-	LSB	-
Absolute accuracy		-	± 5.0	± 20	LSB	High-precision channel
				± 32.0	LSB	Other than above
DNL differential nonlinearity error		-	± 4.0	-	LSB	-
INL integral nonlinearity error		-	± 4.0	± 12.0	LSB	-

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4, I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Table 2.52 A/D conversion characteristics (5) in low power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 2.4 to 5.5 V, VREFH0 = 2.4 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions		
Frequency	1	-	16	MHz	-		
Analog input capacitance*2	Cs	-	8 (reference data)	pF	High-precision channel		
		-	9 (reference data)	pF	Normal-precision channel		
Analog input resistance		Rs	-	kΩ	High-precision channel		
			2.5 (reference data)	kΩ	Normal-precision channel		
Analog input voltage range		Ain	0	-	VREFH0		
12-bit mode							
Resolution	-	-	12	Bit	-		
Conversion time*1 (Operation at PCLKC = 16 MHz)	Permissible signal source impedance Max. = 2.2 kΩ	3.38	-	-	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh		
		5.06	-	-	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h		
Offset error		-	± 0.5	± 4.5	LSB	High-precision channel	
				± 6.0	LSB	Other than above	
Full-scale error		-	± 0.75	± 4.5	LSB	High-precision channel	
				± 6.0	LSB	Other than above	
Quantization error		-	± 0.5	-	LSB	-	
Absolute accuracy		-	± 1.25	± 5.0	LSB	High-precision channel	
				± 8.0	LSB	Other than above	

Table 2.53 A/D conversion characteristics (6) in low power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = 1.8 to 5.5 V (AVCC0 = VCC when VCC < 2.0 V), VREFH0 = 1.8 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions
Absolute accuracy	-	± 3.0	± 8.0	LSB	High-precision channel
			± 12.0	LSB	Other than above
DNL differential nonlinearity error	-	± 1.0	-	LSB	-
INL integral nonlinearity error	-	± 1.0	± 3.0	LSB	-
14-bit mode					
Resolution	-	-	14	Bit	-
Conversion time*1 (Operation at PCLKC = 8 MHz)	7.50	-	-	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
		10.88	-	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h
Offset error	-	± 4.0	± 30.0	LSB	High-precision channel
			± 40.0	LSB	Other than above
Full-scale error	-	± 6.0	± 30.0	LSB	High-precision channel
			± 40.0	LSB	Other than above
Quantization error	-	± 0.5	-	LSB	-
Absolute accuracy	-	± 12.0	± 32.0	LSB	High-precision channel
			± 48.0	LSB	Other than above
DNL differential nonlinearity error	-	± 4.0	-	LSB	-
INL integral nonlinearity error	-	± 4.0	± 12.0	LSB	-

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4, I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Table 2.54 A/D conversion characteristics (7) in low power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V (AVCC0 = VCC when VCC < 2.0 V), VREFH0 = 1.6 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions
Frequency	1	-	4	MHz	-
Analog input capacitance*2	Cs	-	8 (reference data)	pF	High-precision channel
		-	9 (reference data)	pF	Normal-precision channel
Analog input resistance	Rs	-	13.1 (reference data)	k Ω	High-precision channel
		-	14.3 (reference data)	k Ω	Normal-precision channel
Analog input voltage range	Ain	0	-	VREFH0	V
12-bit mode					
Resolution	-	-	12	Bit	-
Conversion time*1 (Operation at PCLKC = 4 MHz)	Permissible signal source impedance Max. = 9.9 k Ω	13.5	-	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
		20.25	-	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h
Offset error	-	± 1.0	± 7.5	LSB	High-precision channel
			± 10.0	LSB	Other than above
Full-scale error	-	± 1.5	± 7.5	LSB	High-precision channel
			± 10.0	LSB	Other than above

2.12.3 Capacitor Split Method

[1/3 Bias Method]

Table 2.72 Internal voltage boosting method LCD characteristics

Conditions: VCC = 2.2 V to 5.5 V

Parameter	Symbol	Conditions	Min	Typ	Max	Unit	Test conditions
VL4 voltage*1	V _{L4}	C1 to C4 = 0.47 μ F*2	-	VCC	-	V	-
VL2 voltage*1	V _{L2}	C1 to C4 = 0.47 μ F*2	2/3 \times V _{L4} - 0.07	2/3 \times V _{L4}	2/3 \times V _{L4} + 0.07	V	-
VL1 voltage*1	V _{L1}	C1 to C4 = 0.47 μ F*2	1/3 \times V _{L4} - 0.08	1/3 \times V _{L4}	1/3 \times V _{L4} + 0.08	V	-
Capacitor split wait time*1	t _{WAIT}		100	-	-	ms	Figure 2.93

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL4 and GND
- C1 = C2 = C3 = C4 = 0.47 μ F \pm 30%.




Figure 2.93 LCD reference voltage setup time, voltage boosting wait time, and capacitor split wait time

2.13 Comparator Characteristics

Table 2.73 ACMPLP characteristics

Conditions: VCC = 1.8 to 5.5 V

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions	
Reference voltage range	Standard mode	IVREFn (n=0,1)	V _{REF}	0	-	VCC-1.4	V	-	
	Window mode*2	IVREF1	V _{REFH}	1.4	-	VCC	V	-	
		IVREF0	V _{REFL}	0	-	VCC-1.4	V	-	
Input voltage range			V _I	0	-	VCC	V	-	
Internal reference voltage			-	1.36	1.44	1.50	V	-	
Output delay	High-speed mode		T _d	-	-	1.2	μ s	VCC = 3.0 Slew rate of input signal > 50 mV/ μ s	
	Low-speed mode			-	-	5	μ s		
	Window mode			-	-	2	μ s		
Offset voltage*1	High-speed mode		-	-	-	50	mV	-	
	Low-speed mode		-	-	-	40	mV	-	
	Window mode		-	-	-	60	mV	-	
Operation stabilization wait time			T _{cmp}	100	-	-	μ s	-	

Note 1. When 8-bit DAC output is used as the reference voltage, the offset voltage increases up to 2.5 \times VCC/256.

Note 2. In window mode, be sure to satisfy the following condition: IVREF1 - IVREF0 \geq 0.2 V.

2.14 OPAMP Characteristics

Table 2.74 OPAMP characteristics

Conditions: VCC = AVCC0 = 1.8 to 5.5 V (AVCC0 = VCC when VCC < 2.0 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Common mode input range	Vicm1	Low-power mode	0.2	-	AVCC0 – 0.5	V
	Vicm2	High-speed mode	0.3	-	AVCC0 – 0.6	V
Output voltage range	Vo1	Low-power mode	0.1	-	AVCC0 – 0.1	V
	Vo2	High-speed mode	0.1	-	AVCC0 – 0.1	V
Input offset voltage	Vioff	3σ	-10	-	10	mV
Open gain	Av		60	120	-	dB
Gain-bandwidth (GB) product	GBW1	Low-power mode	-	0.04	-	MHz
	GBW2	High-speed mode	-	1.7	-	MHz
Phase margin	PM	CL = 20 pF	50	-	-	deg
Gain margin	GM	CL = 20 pF	10	-	-	dB
Equivalent input noise	Vnoise1	f = 1 kHz	Low-power mode	230	-	nV/ $\sqrt{\text{Hz}}$
	Vnoise2	f = 10 kHz		200	-	nV/ $\sqrt{\text{Hz}}$
	Vnoise3	f = 1 kHz	High-speed mode	90	-	nV/ $\sqrt{\text{Hz}}$
	Vnoise4	f = 2 kHz		70	-	nV/ $\sqrt{\text{Hz}}$
Power supply reduction ratio	PSRR		-	90	-	dB
Common mode signal reduction ratio	CMRR		-	90	-	dB
Stabilization wait time	Tstd1	CL = 20 pF Only operational amplifier is activated *1	Low-power mode	650	-	μs
	Tstd2		High-speed mode	13	-	μs
	Tstd3	CL = 20 pF Operational amplifier and reference current circuit are activated simultaneously	Low-power mode	650	-	μs
	Tstd4		High-speed mode	13	-	μs
Settling time	Tset1	CL = 20 pF	Low-power mode	-	-	750 μs
	Tset2		High-speed mode	-	-	13 μs
Slew rate	Tslew1	CL = 20 pF	Low-power mode	-	0.02	V/ μs
	Tslew2		High-speed mode	-	1.1	V/ μs
Load current	Iload1	Low power mode	-100	-	100	μA
	Iload2	High-speed mode	-100	-	100	μA
Load capacitance	CL		-	-	20	pF

Note 1. When the operational amplifier reference current circuit is activated in advance.

Table 2.77 Code flash characteristics (3)

Middle-speed operating mode

Conditions: VCC = 1.8 to 5.5 V, Ta = -40 to +85°C

Parameter	Symbol	FCLK = 1 MHz			FCLK = 8 MHz			Unit
		Min	Typ	Max	Min	Typ	Max	
Programming time	t _{P8}	-	157	1411	-	101	966	μs
Erasure time	t _{E2K}	-	9.10	289	-	6.10	228	ms
Blank check time	8-byte	t _{BC8}	-	-	87.7	-	-	52.5
	2-KB	t _{BC2K}	-	-	1930	-	-	414
Erase suspended time	t _{SED}	-	-	32.7	-	-	21.6	μs
Startup area switching setting time	t _{SAS}	-	22.5	592	-	14.0	464	ms
Access window time	t _{AWS}	-	22.5	592	-	14.0	464	ms
OCD/serial programmer ID setting time	t _{OSIS}	-	22.5	592	-	14.0	464	ms
Flash memory mode transition wait time 1	t _{DIS}	2	-	-	2	-	-	μs
Flash memory mode transition wait time 2	t _{MS}	720	-	-	720	-	-	ns

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of FCLK must be ±3.5%. Confirm the frequency accuracy of the clock source.

2.15.2 Data Flash Memory Characteristics

Table 2.78 Data flash characteristics (1)

Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Reprogramming/erasure cycle*1		N _{DPEC}	100000	1000000	-	Times	-
Data hold time	After 10000 times of N _{DPEC}	t _{DDRP}	20*2, *3	-	-	Year	Ta = +85°C
	After 100000 times of N _{DPEC}		5*2, *3	-	-	Year	
	After 1000000 times of N _{DPEC}		-	1*2, *3	-	Year	Ta = +25°C

Note 1. The reprogram/erase cycle is the number of erasure for each block. When the reprogram/erase cycle is n times (n = 100,000), erasing can be performed n times for each block. For instance, when 1-byte programming is performed 1,000 times for different addresses in 1-byte blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled. (overwriting is prohibited).

Note 2. Characteristics when using the flash memory programmer and the self-programming library provided by Renesas Electronics.

Note 3. These results are obtained from reliability testing.

Table 2.79 Data flash characteristics (2)

High-speed operating mode

Conditions: VCC = 2.7 to 5.5 V

Parameter	Symbol	FCLK = 4 MHz			FCLK = 32 MHz			Unit
		Min	Typ	Max	Min	Typ	Max	
Programming time	t _{DP1}	-	52.4	463	-	42.1	387	μs
Erasure time	t _{DE1K}	-	8.98	286	-	6.42	237	ms
Blank check time	1-byte	t _{DBC1}	-	-	24.3	-	-	16.6
	1-KB	t _{DBC1K}	-	-	1872	-	-	512
Suspended time during erasing	t _{DSED}	-	-	13.0	-	-	10.7	μs
Data flash STOP recovery time	t _{DSTOP}	5	-	-	5	-	-	μs

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of FCLK is 1 MHz during programming or erasing the flash memory. When using FCLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of FCLK must be ±3.5%. Confirm the frequency accuracy of the clock source.




Figure 2.100 SWD input/output timing

Revision History		S3A3 Microcontroller Group Datasheet
------------------	--	--------------------------------------

Rev.	Date	Summary
1.00	Feb 23, 2016	1st release
1.10	Jul 3, 2018	Updated for 1.10

Website and Support

Visit the following vanity URLs to learn about key elements of the Synergy Platform, download components and related documentation, and get support.

Synergy Software	renesassynergy.com/software
Synergy Software Package	renesassynergy.com/ssp
Software add-ons	renesassynergy.com/addons
Software glossary	renesassynergy.com/softwareglossary
Development tools	renesassynergy.com/tools
Synergy Hardware	renesassynergy.com/hardware
Microcontrollers	renesassynergy.com/mcus
MCU glossary	renesassynergy.com/mcuglossary
Parametric search	renesassynergy.com/parametric
Kits	renesassynergy.com/kits
Synergy Solutions Gallery	renesassynergy.com/solutionsgallery
Partner projects	renesassynergy.com/partnerprojects
Application projects	renesassynergy.com/applicationprojects
Self-service support resources:	
Documentation	renesassynergy.com/docs
Knowledgebase	renesassynergy.com/knowledgebase
Forums	renesassynergy.com/forum
Training	renesassynergy.com/training
Videos	renesassynergy.com/videos
Chat and web ticket	renesassynergy.com/support

Proprietary Notice

All text, graphics, photographs, trademarks, logos, artwork and computer code, collectively known as content, contained in this document is owned, controlled or licensed by or to Renesas, and is protected by trade dress, copyright, patent and trademark laws, and other intellectual property rights and unfair competition laws. Except as expressly provided herein, no part of this document or content may be copied, reproduced, republished, posted, publicly displayed, encoded, translated, transmitted or distributed in any other medium for publication or distribution or for any commercial enterprise, without prior written consent from Renesas.

Arm® and Cortex® are registered trademarks of Arm Limited. CoreSight™ is a trademark of Arm Limited.

CoreMark® is a registered trademark of the Embedded Microprocessor Benchmark Consortium.

Magic Packet™ is a trademark of Advanced Micro Devices, Inc.

SuperFlash® is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Other brands and names mentioned in this document may be the trademarks or registered trademarks of their respective holders.