



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, EBI/EMI, I²C, MMC/SD, QSPI, SCI, SPI, SSI, UART/USART, USB
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 18x14b; D/A 3x8b, 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7fs3a37a3a01cfm-aa0

Table 1.10 Human machine interfaces

Feature	Functional description
Segment LCD Controller (SLCDC)	<p>The SLCDC provides the following functions:</p> <ul style="list-style-type: none"> • Waveform A or B selectable • The LCD driver voltage generator can switch between an internal voltage boosting method, a capacitor split method, and an external resistance division method • Automatic output of segment and common signals based on automatic display data register read • The reference voltage generated when operating the voltage boost circuit can be selected in 16 steps (contrast adjustment) • The LCD can be made to blink. <p>See section 48, Segment LCD Controller (SLCDC) in User's Manual.</p>
Capacitive Touch Sensing Unit (CTSU)	<p>The Capacitive Touch Sensing Unit (CTSU) measures the electrostatic capacitance of the touch sensor. Changes in the electrostatic capacitance are determined by software, which enables the CTSU to detect whether a finger is in contact with the touch sensor. The electrode surface of the touch sensor is usually enclosed with an electrical insulator so that a finger does not come into direct contact with the electrode. See section 44, Capacitive Touch Sensing Unit (CTSU) in User's Manual.</p>

Table 1.11 Data processing

Feature	Functional description
Cyclic Redundancy Check (CRC) calculator	<p>The Cyclic Redundancy Check (CRC) calculator generates CRC codes to detect errors in the data. The bit order of CRC calculation results can be switched for LSB-first or MSB-first communication. Additionally, various CRC generation polynomials are available. The snoop function allows monitoring reads from and writes to specific addresses. This function is useful in applications that require CRC code to be generated automatically in certain events, such as monitoring writes to the serial transmit buffer and reads from the serial receive buffer. See section 34, Cyclic Redundancy Check (CRC) Calculator in User's Manual.</p>
Data Operation Circuit (DOC)	<p>The Data Operation Circuit (DOC) compares, adds, and subtracts 16-bit data. See section 45, Data Operation Circuit (DOC) in User's Manual.</p>

Table 1.12 Security

Feature	Functional description
Secure Crypto Engine 5 (SCE5)	<ul style="list-style-type: none"> • Security algorithm: <ul style="list-style-type: none"> - Symmetric algorithm: AES • Other support features: <ul style="list-style-type: none"> - TRNG (True Random Number Generator) - Hash-value generation: GHASH.

R7FS3A37A2A01CBJ

	A	B	C	D	E	F	G	H	J	K	L	
11	P407	P408	P411	P414	P212/ EXTAL	P215/ XCIN	VCL	P406	P403	P401	P400	11
10	P915/ USB_DM	P914/ USB_DP	P410	P415	P213/ XTAL	P214/ XCOOUT	VBATT	P405	P402	P511	P512	10
9	VCC_ USB	VSS_ USB	P409	P412	P708	VCC	VSS	P404	P002	P001	P000	9
8	P205	VCC_ USB_ LDO	P206	P204	P413	P710	P702	P006	P004	P003	P005	8
7	P203	P202	P313	P314	P315	P709	P701	P007	AVSS0	P011/ VREFL0	P010/ VREFH0	7
6	VSS	VCC	RES	P201/MD	P200	NC	P700	P008	AVCC0	P013/ VREFL	P012/ VREFH	6
5	P308	P309	P307	P302	P304	P612	P601	P506	P505	P015	P014	5
4	P305	P306	P808	P114	P611	P603	P600	P504	P503	VSS	VCC	4
3	P809	P303	P110/TDI	P111	P609	P604	P106	P104	P502	P500	P501	3
2	P301	P108/ TMS/ SWDIO	P113	P608	P613	P605	P602	P105	P102	P801	P800	2
1	P300/ TCK/ SWCLK	P109/ TDO/ SWO	P112	P115	P610	VCC	VSS	P107	P103	P101	P100	1
	A	B	C	D	E	F	G	H	J	K	L	

Figure 1.5 Pin assignment for BGA 121-pin (top view)

2.2.3 I/O I_{OH} , I_{OL} **Table 2.6 I/O I_{OH} , I_{OL} (1 of 2)**

Conditions: VCC = AVCC0 = VCC_USB = VCC_USB_LCO = 1.6 to 5.5 V

Parameter			Symbol	Min	Typ	Max	Unit
Permissible output current (average value per pin)	Ports P212, P213	-	I_{OH}	-	-	-4.0	mA
			I_{OL}	-	-	4.0	mA
	Port P408	Low drive*1	I_{OH}	-	-	-4.0	mA
			I_{OL}	-	-	4.0	mA
		Middle drive for IIC Fast-mode*4 VCC = 2.7 to 5.5 V	I_{OH}	-	-	-8.0	mA
			I_{OL}	-	-	8.0	mA
		Middle drive*2 VCC = 3.0 to 5.5 V	I_{OH}	-	-	-20.0	mA
			I_{OL}	-	-	20.0	mA
	Port P409	Low drive*1	I_{OH}	-	-	-4.0	mA
			I_{OL}	-	-	4.0	mA
		Middle drive*2 VCC = 2.7 to 3.0 V	I_{OH}	-	-	-8.0	mA
			I_{OL}	-	-	8.0	mA
		Middle drive*2 VCC = 3.0 to 5.5 V	I_{OH}	-	-	-20.0	mA
			I_{OL}	-	-	20.0	mA
	Ports P100 to P115, P201 to P204, P300 to P315, P500 to P503, P600 to P606, P608 to P614, P800 to P809, P900 to P902 (total 67 pins)	Low drive*1	I_{OH}	-	-	-4.0	mA
			I_{OL}	-	-	4.0	mA
		Middle drive*2	I_{OH}	-	-	-4.0	mA
			I_{OL}	-	-	8.0	mA
	Ports P914, P915	-	I_{OH}	-	-	-4.0	mA
			I_{OL}	-	-	4.0	mA
	Other output pin*3	Low drive*1	I_{OH}	-	-	-4.0	mA
			I_{OL}	-	-	4.0	mA
		Middle drive*2	I_{OH}	-	-	-8.0	mA
			I_{OL}	-	-	8.0	mA

Table 2.9 I/O V_{OH} , V_{OL} (3)

Conditions: VCC = AVCC0 = VCC_USB = VCC_USB_LCO = 1.6 to 2.7 V

Parameter			Symbol	Min	Typ	Max	Unit	Test conditions
Output voltage	Ports P000 to P015	Low drive	V_{OH}	AVCC0 – 0.3	-	-	V	$I_{OH} = -0.5 \text{ mA}$
			V_{OL}	-	-	0.3		$I_{OL} = 0.5 \text{ mA}$
		Middle drive	V_{OH}	AVCC0 – 0.3	-	-		$I_{OH} = -1.0 \text{ mA}$
			V_{OL}	-	-	0.3		$I_{OL} = 1.0 \text{ mA}$
	Ports P914, P915		V_{OH}	VCC_USB – 0.3	-	-		$I_{OH} = -0.5 \text{ mA}$
			V_{OL}	-	-	0.3		$I_{OL} = 0.5 \text{ mA}$
	Other output pins*1	Low drive	V_{OH}	VCC – 0.3	-	-		$I_{OH} = -0.5 \text{ mA}$
			V_{OL}	-	-	0.3		$I_{OL} = 0.5 \text{ mA}$
		Middle drive*2	V_{OH}	VCC – 0.3	-	-		$I_{OH} = -1.0 \text{ mA}$
			V_{OL}	-	-	0.3		$I_{OL} = 1.0 \text{ mA}$

Note 1. Except for ports P200, P214, P215, which are input ports.

Note 2. Except for P212, P213.

Table 2.10 I/O other characteristics

Conditions: VCC = AVCC0 = 1.6 to 5.5 V


Parameter		Symbol	Min	Typ	Max	Unit	Test conditions
Input leakage current	RES, P200, P214, P215	$ I_{in} $	-	-	1.0	μA	$V_{in} = 0 \text{ V}$ $V_{in} = \text{VCC}$
Three-state leakage current (off state)	5V-tolerant ports	$ I_{TSI} $	-	-	1.0	μA	$V_{in} = 0 \text{ V}$ $V_{in} = 5.8 \text{ V}$
	Other ports (except for ports P200, P214, P215 and 5 V tolerant)		-	-	1.0		$V_{in} = 0 \text{ V}$ $V_{in} = \text{VCC}$
Input pull-up resistor	All ports (except for ports P200, P214, P215, P914, P915)	R_U	10	20	50	$\text{k}\Omega$	$V_{in} = 0 \text{ V}$
Input capacitance	P914, P915, P100 to P103, P111, P112, P200	C_{in}	-	-	30	pF	$V_{in} = 0 \text{ V}$ $f = 1 \text{ MHz}$ $T_a = 25^\circ\text{C}$
	Other input pins		-	-	15		

Table 2.13 Operating and standby current (3)

Conditions: VCC = AVCC0 = 0V, VBATT = 1.6 to 3.6 V, VSS = AVSS0 = 0V

Parameter	Symbol	Typ	Max	Unit	Test conditions
Supply current*1 RTC operation when VCC is off	I_{CC}	0.8	-	μA	VBATT = 2.0 V SOMCR.SORDRV[1:0] = 11b (Low power mode 3)
		0.9	-		VBATT = 3.3 V SOMCR.SORDRV[1:0] = 11b (Low power mode 3)
		1.1	-		VBATT = 2.0 V SOMCR.SORDRV[1:0] = 00b (Normal mode)
		1.2	-		VBATT = 3.3 V SOMCR.SORDRV[1:0] = 00b (Normal mode)
		0.9	-		VBATT = 2.0 V SOMCR.SORDRV[1:0] = 11b (Low power mode 3)
		1.0	-		VBATT = 3.3 V SOMCR.SORDRV[1:0] = 11b (Low power mode 3)
		1.2	-		VBATT = 2.0 V SOMCR.SORDRV[1:0] = 00b (Normal mode)
		1.3	-		VBATT = 3.3 V SOMCR.SORDRV[1:0] = 00b (Normal mode)
		1.6	-		VBATT = 2.0 V SOMCR.SORDRV[1:0] = 11b (Low power mode 3)
		1.8	-		VBATT = 3.3 V SOMCR.SORDRV[1:0] = 11b (Low power mode 3)
		2.1	-		VBATT = 2.0 V SOMCR.SORDRV[1:0] = 00b (Normal mode)
		2.3	-		VBATT = 3.3 V SOMCR.SORDRV[1:0] = 00b (Normal mode)
		1.7	-		VBATT = 2.0 V SOMCR.SORDRV[1:0] = 11b (Low power mode 3)
		1.9	-		VBATT = 3.3 V SOMCR.SORDRV[1:0] = 11b (Low power mode 3)
		2.2	-		VBATT = 2.0 V SOMCR.SORDRV[1:0] = 00b (Normal mode)
		2.4	-		VBATT = 3.3 V SOMCR.SORDRV[1:0] = 00b (Normal mode)

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOSs are in the off state.

**Figure 2.24 Temperature dependency of RTC operation with VCC off (reference data)**

2.3.3 Reset Timing

Table 2.23 Reset timing

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
RES pulse width	At power-on	t_{RESWP}	3	-	-	ms
	Other than above	t_{RESW}	30	-	-	μs
Wait time after RES cancellation (at power-on)	LVD0: enable*1	t_{RESWT}	-	0.7	-	ms
	LVD0: disable*2		-	0.3	-	
Wait time after RES cancellation (during powered-on state)	LVD0: enable*1	t_{RESWT2}	-	0.5	-	ms
	LVD0: disable*2		-	0.05	-	
Internal reset cancellation time (Watchdog timer reset, SRAM parity error reset, SRAM ECC error reset, Bus master MPU error reset, Bus slave MPU error reset, Stack pointer error reset, Software reset)	LVD0: enable*1	t_{RESWT3}	-	0.6	-	ms
	LVD0: disable*2		-	0.15	-	

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.




Figure 2.34 Reset input timing at power-on




Figure 2.35 Reset input timing (1)




Figure 2.43 External bus timing/normal write cycle (bus clock synchronized)




Figure 2.54 SCI input/output timing in clock synchronous mode

Table 2.38 SCI timing (2) (1 of 2)

Parameter				Symbol	Min	Max	Unit	Test conditions	
Simple SPI	SCK clock cycle output (master)			t_{SPcyc}	4	65536	t_{Pcyc}	Figure 2.55	
	SCK clock cycle input (slave)				6	65536			
	SCK clock high pulse width			t_{SPCKWH}	0.4	0.6	t_{SPcyc}		
	SCK clock low pulse width			t_{SPCKWL}	0.4	0.6	t_{SPcyc}		
	SCK clock rise and fall time		1.8 V or above	t_{SPCKr} , t_{SPCKf}	-	20	ns		
	1.6 V or above				-	30			
	Data input setup time	Master	2.7 V or above	t_{SU}	45	-	ns	Figure 2.56 to Figure 2.59	
			2.4 V or above		55	-			
			1.8 V or above		80	-			
			1.6 V or above		110	-			
		Slave	2.7 V or above		40	-			
			1.6 V or above		45	-			
	Data input hold time	Master		t_H	33.3	-	ns		
		Slave			40	-			
	SS input setup time			t_{LEAD}	1	-	t_{SPcyc}		
	SS input hold time			t_{LAG}	1	-	t_{SPcyc}		
	Data output delay	Master	1.8 V or above	t_{OD}	-	40	ns		
			1.6 V or above		-	50			
		Slave	2.4 V or above		-	65			
			1.8 V or above		-	100			
		Slave	1.6 V or above		-	125			
					-10	-			
	Data output hold time	Master	2.7 V or above	t_{OH}	-10	-	ns		
			2.4 V or above		-20	-			
			1.8 V or above		-30	-			
			1.6 V or above		-40	-			
		Slave			-10	-			
					-10	-			
	Data rise and fall time	Master	1.8 V or above	t_{Dr}, t_{Df}	-	20	ns		
			1.6 V or above		-	30			
		Slave	1.8 V or above		-	20			
			1.6 V or above		-	30			




Figure 2.57 SCI simple SPI mode timing (master, CKPH = 0)




Figure 2.58 SCI simple SPI mode timing (slave, CKPH = 1)




Figure 2.63 SPI timing (master, CPHA = 0) (bit rate: PCLKA division ratio is set to 1/2)




Figure 2.64 SPI timing (master, CPHA = 1) (bit rate: PCLKA division ratio is set to any value other than 1/2)

2.3.12 IIC Timing

Table 2.42 IIC timing

Conditions: VCC = 2.7 to 5.5 V

Parameter	Symbol	Min*1	Max	Unit	Test conditions
IIC (standard mode, SMBus)	SCL input cycle time	t_{SCL}	$6(12) \times t_{IICcyc} + 1300$	-	ns
	SCL input high pulse width	t_{SCLH}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SCL input low pulse width	t_{SCLL}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SCL, SDA input rise time	t_{Sr}	-	1000	ns
	SCL, SDA input fall time	t_{Sf}	-	300	ns
	SCL, SDA input spike pulse removal time	t_{SP}	0	$1(4) \times t_{IICcyc}$	ns
	SDA input bus free time (When wakeup function is disabled)	t_{BUF}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SDA input bus free time (When wakeup function is enabled)	t_{BUF}	$3(6) \times t_{IICcyc} + 4 \times t_{Pcyc} + 300$	-	ns
	START condition input hold time (When wakeup function is disabled)	t_{STAH}	$t_{IICcyc} + 300$	-	ns
	START condition input hold time (When wakeup function is enabled)	t_{STAH}	$1(5) \times t_{IICcyc} + t_{Pcyc} + 300$	-	ns
	Repeated START condition input setup time	t_{STAS}	1000	-	ns
	STOP condition input setup time	t_{STOS}	1000	-	ns
	Data input setup time	t_{SDAS}	$t_{IICcyc} + 50$	-	ns
	Data input hold time	t_{SDAH}	0	-	ns
	SCL, SDA capacitive load	C_b	-	400	pF
IIC (Fast mode)	SCL input cycle time	t_{SCL}	$6(12) \times t_{IICcyc} + 600$	-	ns
	SCL input high pulse width	t_{SCLH}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SCL input low pulse width	t_{SCLL}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SCL, SDA input rise time	t_{Sr}	-	300	ns
	SCL, SDA input fall time	t_{Sf}	-	300	ns
	SCL, SDA input spike pulse removal time	t_{SP}	0	$1(4) \times t_{IICcyc}$	ns
	SDA input bus free time (When wakeup function is disabled)	t_{BUF}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SDA input bus free time (When wakeup function is enabled)	t_{BUF}	$3(6) \times t_{IICcyc} + 4 \times t_{Pcyc} + 300$	-	ns
	START condition input hold time (When wakeup function is disabled)	t_{STAH}	$t_{IICcyc} + 300$	-	ns
	START condition input hold time (When wakeup function is enabled)	t_{STAH}	$1(5) \times t_{IICcyc} + t_{Pcyc} + 300$	-	ns
	Repeated START condition input setup time	t_{STAS}	300	-	ns
	STOP condition input setup time	t_{STOS}	300	-	ns
	Data input setup time	t_{SDAS}	$t_{IICcyc} + 50$	-	ns
	Data input hold time	t_{SDAH}	0	-	ns
	SCL, SDA capacitive load	C_b	-	400	pF

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle

Note 1. The value in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.




Figure 2.74 SSIE data output delay from SSILRCK0/SSIFS0 change time

2.3.14 SD/MMC Host Interface Timing

Table 2.44 SD/MMC host interface signal timing

Conditions: VCC = 2.7 to 5.5 V

Middle drive output is selected in the Port Drive Capability in PmnPFS register

Parameter	Symbol	Min	Max	Unit	Test conditions
SDCLK clock cycle	t_{SDCYC}	62.5	-	ns	Figure 2.75
SDCLK clock high-level pulse width	t_{SDWH}	18.25	-	ns	
SDCLK clock low-level pulse width	t_{SDWL}	18.25	-	ns	
SDCLK clock rising time	t_{SDLH}	-	10	ns	
SDCLK clock falling time	t_{SDHL}	-	10	ns	
SDCMD/SDDAT output data delay	t_{SDODLY}	-18.25	18.25	ns	
SDCMD/SDDAT input data setup	t_{SDIS}	9.25	-	ns	
SDCMD/SDDAT input data hold	t_{SDIH}	23.25	-	ns	




Figure 2.75 SD/MMC host interface signal timing

Table 2.48 A/D conversion characteristics (1) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = 4.5 to 5.5 V, VREFH0 = 4.5 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions	
Conversion time* ¹ (Operation at PCLKC = 64 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.80	-	-	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0Dh	
		1.22	-	-	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 28h	
Offset error		-	±2.0	±18	LSB	High-precision channel	
				±24.0	LSB	Other than above	
Full-scale error		-	±3.0	±18	LSB	High-precision channel	
				±24.0	LSB	Other than above	
Quantization error		-	±0.5	-	LSB	-	
Absolute accuracy		-	±5.0	±20	LSB	High-precision channel	
				±32.0	LSB	Other than above	
DNL differential nonlinearity error		-	±4.0	-	LSB	-	
INL integral nonlinearity error		-	±4.0	±12.0	LSB	-	

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4, I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Table 2.49 A/D conversion characteristics (2) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH0 = 2.7 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test conditions	
Frequency		1	-	48	MHz	-	
Analog input capacitance* ²	Cs	-	-	8 (reference data)	pF	High-precision channel	
		-	-	9 (reference data)	pF	Normal-precision channel	
Analog input resistance	Rs	-	-	2.5 (reference data)	kΩ	High-precision channel	
		-	-	6.7 (reference data)	kΩ	Normal-precision channel	
Analog input voltage range	Ain	0	-	VREFH0	V	-	
12-bit mode							
Resolution		-	-	12	Bit	-	
Conversion time* ¹ (Operation at PCLKC = 48 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.94	-	-	μs	High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0Dh	
		1.50	-	-	μs	Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 28h	
Offset error		-	±0.5	±4.5	LSB	High-precision channel	
				±6.0	LSB	Other than above	
Full-scale error		-	±0.75	±4.5	LSB	High-precision channel	
				±6.0	LSB	Other than above	
Quantization error		-	±0.5	-	LSB	-	
Absolute accuracy		-	±1.25	±5.0	LSB	High-precision channel	
				±8.0	LSB	Other than above	
DNL differential nonlinearity error		-	±1.0	-	LSB	-	
INL integral nonlinearity error		-	±1.0	±3.0	LSB	-	
14-bit mode							

Table 2.50 A/D conversion characteristics (3) in high-speed A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = 2.4 to 5.5 V, VREFH0 = 2.4 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions	
14-bit mode						
Resolution	-	-	14	Bit	-	
Conversion time ^{*1} (Operation at PCLKC = 32 MHz)	Permissible signal source impedance Max. = 1.3 kΩ	1.59	-	-	μs High-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 0Dh	
		2.44	-	-	μs Normal-precision channel ADCSR.ADHSC = 0 ADSSTRn.SST[7:0] = 28h	
Offset error		-	±2.0	±18	LSB High-precision channel	
				±24.0	LSB Other than above	
Full-scale error		-	±3.0	±18	LSB High-precision channel	
				±24.0	LSB Other than above	
Quantization error		-	±0.5	-	LSB -	
Absolute accuracy		-	±5.0	±20	LSB High-precision channel	
				±32.0	LSB Other than above	
DNL differential nonlinearity error		-	±4.0	-	LSB -	
INL integral nonlinearity error		-	±4.0	±12.0	LSB -	

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4, I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Table 2.51 A/D conversion characteristics (4) in low power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 2.7 to 5.5 V, VREFH0 = 2.7 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions	
Frequency						
Frequency	1	-	24	MHz	-	
Analog input capacitance ^{*2}	Cs	-	8 (reference data)	pF	High-precision channel	
		-	9 (reference data)	pF	Normal-precision channel	
Analog input resistance	Rs	-	2.5 (reference data)	kΩ	High-precision channel	
		-	6.7 (reference data)	kΩ	Normal-precision channel	
Analog input voltage range	Ain	0	-	VREFH0	V	
12-bit mode						
Resolution	-	-	12	Bit	-	
Conversion time ^{*1} (Operation at PCLKC = 24 MHz)	Permissible signal source impedance Max. = 1.1 kΩ	2.25	-	-	μs High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh	
		3.38	-	-	μs Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h	
Offset error		-	±0.5	±4.5	LSB High-precision channel	
				±6.0	LSB Other than above	
Full-scale error		-	±0.75	±4.5	LSB High-precision channel	
				±6.0	LSB Other than above	
Quantization error		-	±0.5	-	LSB -	
Absolute accuracy		-	±1.25	±5.0	LSB High-precision channel	
				±8.0	LSB Other than above	
DNL differential nonlinearity error		-	±1.0	-	LSB -	

Table 2.53 A/D conversion characteristics (6) in low power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = 1.8 to 5.5 V (AVCC0 = VCC when VCC < 2.0 V), VREFH0 = 1.8 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions
Absolute accuracy	-	± 3.0	± 8.0	LSB	High-precision channel
			± 12.0	LSB	Other than above
DNL differential nonlinearity error	-	± 1.0	-	LSB	-
INL integral nonlinearity error	-	± 1.0	± 3.0	LSB	-
14-bit mode					
Resolution	-	-	14	Bit	-
Conversion time*1 (Operation at PCLKC = 8 MHz)	7.50	-	-	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
		10.88	-	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h
Offset error	-	± 4.0	± 30.0	LSB	High-precision channel
			± 40.0	LSB	Other than above
Full-scale error	-	± 6.0	± 30.0	LSB	High-precision channel
			± 40.0	LSB	Other than above
Quantization error	-	± 0.5	-	LSB	-
Absolute accuracy	-	± 12.0	± 32.0	LSB	High-precision channel
			± 48.0	LSB	Other than above
DNL differential nonlinearity error	-	± 4.0	-	LSB	-
INL integral nonlinearity error	-	± 4.0	± 12.0	LSB	-

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4, I/O V_{OH}, V_{OL}, and Other Characteristics](#).

Table 2.54 A/D conversion characteristics (7) in low power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V (AVCC0 = VCC when VCC < 2.0 V), VREFH0 = 1.6 to 5.5 V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test conditions
Frequency	1	-	4	MHz	-
Analog input capacitance*2	Cs	-	8 (reference data)	pF	High-precision channel
		-	9 (reference data)	pF	Normal-precision channel
Analog input resistance	Rs	-	13.1 (reference data)	k Ω	High-precision channel
		-	14.3 (reference data)	k Ω	Normal-precision channel
Analog input voltage range	Ain	0	-	VREFH0	V
12-bit mode					
Resolution	-	-	12	Bit	-
Conversion time*1 (Operation at PCLKC = 4 MHz)	Permissible signal source impedance Max. = 9.9 k Ω	13.5	-	μs	High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
		20.25	-	μs	Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h
Offset error	-	± 1.0	± 7.5	LSB	High-precision channel
			± 10.0	LSB	Other than above
Full-scale error	-	± 1.5	± 7.5	LSB	High-precision channel
			± 10.0	LSB	Other than above

Table 2.65 VBATT-I/O characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
VBATWIOn I/O output characteristics (n = 0 to 2)	VCC > V _{DETBATT}	V _{OH}	VCC - 0.8	-	-	I _{OH} = -200 µA
		V _{OL}	-	-	0.8	I _{OL} = 200 µA
	VCC = 2.7 to 4.0 V	V _{OH}	VCC - 0.5	-	-	I _{OH} = -100 µA
		V _{OL}	-	-	0.5	I _{OL} = 100 µA
	VCC = V _{DETBATT} to 2.7 V	V _{OH}	VCC - 0.3	-	-	I _{OH} = -50 µA
		V _{OL}	-	-	0.3	I _{OL} = 50 µA
	VCC < V _{DETBATT}	V _{OH}	V _{BATT} - 0.5	-	-	I _{OH} = -100 µA
		V _{OL}	-	-	0.5	I _{OL} = 100 µA
		V _{OH}	V _{BATT} - 0.3	-	-	I _{OH} = -50 µA
		V _{OL}	-	-	0.3	I _{OL} = 50 µA

2.11 CTSU Characteristics

Table 2.66 CTSU characteristics

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
External capacitance connected to TSCAP pin	C _{tscap}	9	10	11	nF	-
TS pin capacitive load	C _{base}	-	-	50	pF	-
Permissible output high current	ΣI _{OH}	-	-	-24	mA	When the mutual capacitance method is applied

2.14 OPAMP Characteristics

Table 2.74 OPAMP characteristics

Conditions: VCC = AVCC0 = 1.8 to 5.5 V (AVCC0 = VCC when VCC < 2.0 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Common mode input range	Vicm1	Low-power mode	0.2	-	AVCC0 – 0.5	V
	Vicm2	High-speed mode	0.3	-	AVCC0 – 0.6	V
Output voltage range	Vo1	Low-power mode	0.1	-	AVCC0 – 0.1	V
	Vo2	High-speed mode	0.1	-	AVCC0 – 0.1	V
Input offset voltage	Vioff	3σ	-10	-	10	mV
Open gain	Av		60	120	-	dB
Gain-bandwidth (GB) product	GBW1	Low-power mode	-	0.04	-	MHz
	GBW2	High-speed mode	-	1.7	-	MHz
Phase margin	PM	CL = 20 pF	50	-	-	deg
Gain margin	GM	CL = 20 pF	10	-	-	dB
Equivalent input noise	Vnoise1	f = 1 kHz	Low-power mode	230	-	nV/ $\sqrt{\text{Hz}}$
	Vnoise2	f = 10 kHz		200	-	nV/ $\sqrt{\text{Hz}}$
	Vnoise3	f = 1 kHz	High-speed mode	90	-	nV/ $\sqrt{\text{Hz}}$
	Vnoise4	f = 2 kHz		70	-	nV/ $\sqrt{\text{Hz}}$
Power supply reduction ratio	PSRR		-	90	-	dB
Common mode signal reduction ratio	CMRR		-	90	-	dB
Stabilization wait time	Tstd1	CL = 20 pF Only operational amplifier is activated *1	Low-power mode	650	-	μs
	Tstd2		High-speed mode	13	-	μs
	Tstd3	CL = 20 pF Operational amplifier and reference current circuit are activated simultaneously	Low-power mode	650	-	μs
	Tstd4		High-speed mode	13	-	μs
Settling time	Tset1	CL = 20 pF	Low-power mode	-	-	750 μs
	Tset2		High-speed mode	-	-	13 μs
Slew rate	Tslew1	CL = 20 pF	Low-power mode	-	0.02	V/ μs
	Tslew2		High-speed mode	-	1.1	V/ μs
Load current	Iload1	Low power mode	-100	-	100	μA
	Iload2	High-speed mode	-100	-	100	μA
Load capacitance	CL		-	-	20	pF

Note 1. When the operational amplifier reference current circuit is activated in advance.




Figure 2.95 Boundary scan input/output timing




Figure 2.96 Boundary scan circuit start up timing

2.17 Joint Test Action Group (JTAG)

Table 2.82 JTAG (debug) characteristics (1)



Conditions: VCC = 2.4 to 5.5 V


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
TCK clock cycle time	t_{TCKcyc}	80	-	-	ns	Figure 2.97
TCK clock high pulse width	t_{TCKH}	35	-	-	ns	
TCK clock low pulse width	t_{TCKL}	35	-	-	ns	
TCK clock rise time	t_{TCKr}	-	-	5	ns	
TCK clock fall time	t_{TCKf}	-	-	5	ns	
TMS setup time	t_{TMSS}	16	-	-	ns	Figure 2.98
TMS hold time	t_{TMSH}	16	-	-	ns	
TDI setup time	t_{TDIS}	16	-	-	ns	
TDI hold time	t_{TDIH}	16	-	-	ns	
TDO data delay time	t_{TDOD}	-	-	70	ns	

Table 2.83 JTAG (debug) characteristics (2)

Conditions: VCC = 1.6 to 2.4 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
TCK clock cycle time	t_{TCKcyc}	250	-	-	ns	Figure 2.97
TCK clock high pulse width	t_{TCKH}	120	-	-	ns	
TCK clock low pulse width	t_{TCKL}	120	-	-	ns	
TCK clock rise time	t_{TCKr}	-	-	5	ns	
TCK clock fall time	t_{TCKf}	-	-	5	ns	
TMS setup time	t_{TMSS}	50	-	-	ns	Figure 2.98
TMS hold time	t_{TMSH}	50	-	-	ns	
TDI setup time	t_{TDIS}	50	-	-	ns	
TDI hold time	t_{TDIH}	50	-	-	ns	
TDO data delay time	t_{TDOD}	-	-	150	ns	

**Figure 2.97 JTAG TCK timing****Figure 2.98 JTAG input/output timing**

**Figure 1.3 BGA 121-pin**