



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/onsemi/lc87fc096avuef-3h

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

■Minimum Bus Cycle

- 83.3ns (12MHz) V_{DD}=2.7 to 3.6V
- 125ns (8MHz) V_{DD}=2.5 to 3.6V
- Note: The bus cycle time here refers to the ROM read speed.
- ■Minimum Instruction Cycle Time
 - 250ns (12MHz) VDD=2.7V to 3.6V
 - 375ns (8MHz) V_{DD}=2.5V to 3.6V

■Ports

• Normal withstand voltage I/O ports Ports whose I/O direction can be designated in 1-bit units 46 (P1n, P2n, P3n, P70 to P73, P80 to P86, PCn,

46 (P1n, P2n, P3n, P70 to P73, P80 to P86, PCn, PWM2, PWM3, XT2) 8 (P0n)

- Ports whose I/O direction can be designated in 4-bit units
- Normal withstand voltage input port
- Dedicated oscillator ports
- Reset pins
- Power pins

1 (XT1) 2 (<u>CF1</u>, CF2) 1 (<u>RES</u>) 6(VSS1 to 3, V_{DD}1 to 3)

- ■Timers
 - Timer 0:16-bit timer/counter with a capture register
 - Mode 0:8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels
 Mode 1:8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)
 - + 8-bit counter (with an 8-bit capture register)
 - Mode 2:16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)
 - Mode 3:16-bit counter (with a 16-bit capture register)
 - Timer 1:16-bit timer/counter that supports PWM/toggle outputs

Mode 0:8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/

- counter with an 8-bit prescaler (with toggle outputs)
- Mode 1:8-bit PWM with an 8-bit prescaler \times 2 channels
- Mode 2:16-bit timer/counter with an 8-bit prescaler (with toggle outputs)
 - (toggle outputs also possible from the lower-order 8 bits)
- Mode 3:16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM)

- Timer 4:8-bit timer with a 6-bit prescaler
- Timer 5:8-bit timer with a 6-bit prescaler
- Timer 6:8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7:8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer A:16-bit timer
 - Mode 0:8-bit timer with an 8-bit programmable prescaler \times 2-channels
 - Mode 1:16-bit timer with an 8-bit programmable prescaler
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts programmable in 5 different time schemes
- ■High-Speed Clock Counter
 - Can count clocks with a maximum clock rate of 24MHz (at a main clock of 12MHz)
 - Can generate output real-time

■Interrupts

- 31 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
- 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

	k		
No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4/TAL/Infrared remote control receiver
4	0001BH	H or L	INT3/INT5/base timer0/base timer1
5	00023H	H or L	T0H/INT6/TAH
6	0002BH	H or L	T1L/T1H/INT7/SMIIC0
7	00033H	H or L	SIO0/UART1 receive/ UART2 receive
8	0003BH	H or L	SIO1/UART1 transmit/ UART2 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0/T4/T5/PWM2, PWM3/RMPWM

• Priority levels X > H > L

• Of interrupts of the same level, the one with the smallest vector address takes precedence.

■Subroutine Stack Levels: 2048 levels (the stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

- 16 bits \times 8 bits (5 tCYC execution time)
- 24 bits \times 16 bits (12 tCYC execution time)
- 16 bits ÷ 8 bits (8 tCYC execution time)
- 24 bits \div 16 bits (12 tCYC execution time)

Oscillation Circuits

- RC oscillation circuit (internal): For system clock
- CF oscillation circuit:
- For system clock, with internal Rf For low-speed system clock
- Crystal oscillation circuit: For low-spec

System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 250ns, 500ns, 1.0µs, 2.0µs, 4.0µs, 8.0µs, 16.0µs, 32.0µs, and 64.0µs (at a main clock rate of 12MHz).

Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
 - 2) Canceled by a system reset or occurrence of an interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are three ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the low level
 - (2) Setting at least one of the INTO, INT1, INT2, INT4, and INT5 pins to the specified level
 - (3) Having an interrupt source established at port 0

Pin Assignment



QIP64E (14×14) "Lead-free and halogen-free type"

System Block Diagram



Pin Description

Pin Name	I/O			Descr	iption			Option	
V_{SS} 1, V_{SS} 2, V_{SS} 3	-	- Power supply p	No						
V _{DD} 1, V _{DD} 2, V _{DD} 3	-	+ Power supply	No						
Port 0	I/O	• 8-bit I/O port	• 8-bit I/O port						
P00 to P07	İ	 I/O specifiable 	in 4-bit units						
		 Pull-up resistor 	can be turned	on and off in 4-b	it units				
		HOLD release	input						
		Port 0 interrupt	input						
		 Shared Pins 							
		P05 : Clock out	put (system clo	ck / can selected	I from sub clock	.)			
		P06 : Timer 6 te	oggle output						
		P07 : Timer 7 te	oggle output						
Port 1	I/O	8-bit I/O port						Yes	
P10 to P17		• I/O specifiable	in 1-bit units						
		 Pull-up resistor 	can be turned	on and off in 1-b	it units				
		 Pin functions 							
		P10 : SIO0 data	a output						
		P11 : SIO0 data	a input/bus I/O						
		P12 : SIO0 cloo	ck I/O						
		P13 : SIO1 data	a output						
		P14 : SIO1 data	a input/bus I/O						
		P15 : SIO1 clos	ck I/O						
		P16 : Timer 1 F	WML output						
		P17 : Timer 1 F	WMH output/be	eper output					
Port 2	I/O	 8-bit I/O port 						Yes	
P20 to P27		 I/O specifiable 	in 1-bit units						
		 Pull-up resistor 	can be turned	on and off in 1-b	it units				
		Other functions	5						
		P20: INT4 inpu	t/HOLD reset in	put/timer 1 even	t input/timer 0L	capture input/			
		timer 0H o	capture input/IN	T6 input/timer 0L	capture 1 inpu	t			
		P21 to P23: IN	T4 input/HOLD i	eset input/timer	1 event input/tir	mer 0L capture i	nput/		
		tim	ner 0H capture i	nput					
		P24: INT5 inpu	t/HOLD reset in	put/timer 1 even	t input/timer 0L	capture input/			
		timer 0H o	capture input/IN	T7 input/timer 0H	I capture 1 inpu	ıt			
		P25 to P27: IN	T5 input/HOLD i	eset input/timer	1 event input/tir	mer 0L capture i	nput/		
		tim	ner 0H capture i	nput					
		 Interrupt ackno 	wledge type			1			
			Risina	Falling	Rising/	H level	l level		
					Falling				
		INT4	enable	enable	enable	disable	disable		
		INT5	enable	enable	enable	disable	disable		
		INT6	enable	enable	enable	disable	disable		
		INT7	enable	enable	enable	disable	disable		

Continued from prece	ding page.							1
Pin Name	I/O			Des	cription			Option
Port 7	I/O	 4-bit I/O port 						No
P70 to P73		 I/O specifiable 	in 1-bit units					
		 Pull-up resistor 	can be turned	on and off in 1-	bit units			
		 Shared pins 						
		P70 : INT0 inpu	it/HOLD reset i	nput/timer 0L c	apture input/wat	chdog timer out	put	
		P71 : INT1 inpu	it/HOLD reset	nput/timer 0H c	apture input			
		P72 : INT2 inpu	it/HOLD reset i	nput/timer 0 ev	ent input/timer (L capture input	1	
		high spee	d clock counte	r input				
		P73 : INT3 inpu	it (with noise fil	ter)/timer 0 eve	nt input/timer 01	H capture input/		
		remote co	ontrol receiver i	nput				
		AD converter in	put port: AN8	(P70), AN9 (P7	1)			
		 Interrupt ackno 	wiedge type					
			Rising	Falling	Rising/	H level	L level	
			- 3	3	Falling			
		INT0	enable	enable	disable	enable	enable	
		INT1	enable	enable	disable	enable	enable	
		INT2	enable	enable	enable	disable	disable	
		INT3	enable	enable	enable	disable	disable	
Port 8	I/O	 7-bit I/O port 						No
P80 to P86		 I/O specifiable 	in 1-bit units					
		 Shared pins 						
		AD converter in	put port : AN0	(P80) to AN6 (F	P86)			
PWM2	I/O	 PWM2 and PW 	/M3 output por	ts				No
PWM3		 General-purpos 	se I/O available	9				
Port 3	I/O	 8-bit I/O port 						Yes
P30 to P37		 I/O specifiable i 	in 1-bit units					
		 Pull-up resistor 	can be turned	on and off in 1-	bit units			
		Pin functions						
		P32: UART1 tra	ansmit					
		P33: UART1 re	ceive					
		P34: UART2 tra	ansmit					
Dort C	1/0	P 35: UAR 12 le	ceive					Vaa
	1/0	 bit i/O poit I/O specifiable i 	in 1-hit unite					Tes
PC0 to PC7		Pull-up resistor	can be turned	on and off in 1.	bit unite			
		Pin functions	can be turned		bit units			
		PC0: SMIIC0 cl	ock input/outp	ut				
		PC1: SMIIC0 b	us input/output	/data input				
		PC2: SMIIC0 da	ata output (use	d in 3-wire SIO	mode)			
		PC3: RMPWM0) output		,			
		PC4: RMPWM1	l output					
		PC5: DBGP0						
		PC6: DBGP1						
		PC7: DBGP2						
		DBGP0 to DBG	P2: On-chip D	ebugger				
RES	Input	Reset pin						No
XT1	Input	• 32.768kHz crys	stal oscillator in	put pin				No
		 Shared pins 						
		General-purpos	e input port					
		AD converter in	put port : AN1	C				
		Must be connected	ed to VDD1 if r	not to be used.				
XT2	I/O	• 32.768kHz crys	stal oscillator o	utput pin				No
		 Shared pins 						
		General-purpos	se I/O port					
		AD converter in	put port : AN1	1				
		Must be set for o	scillation and k	ept open if not	to be used.			
CF1	Input	Ceramic resonate	or input pin					No
CF2	Output	Ceramic resonate	or output pin					No

Deremeter	Sumphol	Dine	Conditions			Specificat	ion	
Parameter	Symbol Pins		Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2 Ports 7, 8 Ports 3, C RES PWM2, PWM3	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.5 to 3.6			1	
	I _{IH} (2)	XT1, XT2	For input port specification VIN ^{=V} DD	2.5 to 3.6			1	
	I _{IH} (3)	CF1	V _{IN} =V _{DD}	2.5 to 3.6			15	•
Low level input current	ι _{IL} (1)	Ports 0, 1, 2 Ports 7, 8 Ports 3, C RES PWM2, PWM3	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.5 to 3.6	-1			μА
	I _{IL} (2)	XT1, XT2	For input port specification VIN=VSS	2.5 to 3.6	-1			
	I _{IL} (3)	CF1	VIN=VSS	2.5 to 3.6	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2	I _{OH} =-0.4mA	3.0 to 3.6	V _{DD} -0.4			
voltage	V _{OH} (2)	Ports 3, C	I _{OH} =-0.2mA	2.5 to 3.6	V _{DD} -0.4			
	V _{OH} (3)	P71 to P73	I _{OH} =-0.4mA	3.0 to 3.6	V _{DD} -0.4			
	V _{OH} (4)		I _{OH} =-0.2mA	2.5 to 3.6	V _{DD} -0.4			
	V _{OH} (5)	PWM2, PWM3	I _{OH} =-1.6mA	3.0 to 3.6	V _{DD} -0.4			
	V _{OH} (6)		I _{OH} =-1mA	2.5 to 3.6	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2	I _{OL} =1.6mA	3.0 to 3.6			0.4	V
voltage	V _{OL} (2)	Ports 3, C PWM2, PWM3	I _{OL} =1mA	2.5 to 3.6			0.4	
	V _{OL} (3)	Ports 7, 8	I _{OL} =1.6mA	3.0 to 3.6			0.4	
	V _{OL} (4)	XT2	I _{OL} =1mA	2.5 to 3.6			0.4	
	V _{OL} (5)	P00, P01	I _{OL} =5mA	3.0 to 5.5			0.4	
	V _{OL} (6)		I _{OL} =2.5mA	2.2 to 5.5			0.4	
Pull-up	Rpu(1)	Ports 0, 1, 2, 7	V _{OH} =0.9V _{DD}	3.0 to 3.6	15	35	80	1.0
resistance	Rpu(2)	Ports 3, C		2.5 to 3.6	15	35	100	kΩ
Hysteresis voltage	VHYS	RES Ports 1, 2, 7		2.5 to 3.6		0.1 V _{DD}		V
Pin capacitance	СР	All pins	For pins other than that under test: VIN ^{=V} SS f=1MHz Ta=25°C	2.5 to 3.6		10		pF

Electrical Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Serial I/O Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

		Derometer	Cumbol	Pin/	Conditions			Spec	ification	
	ŀ	Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	See Fig. 6.		2			
	ĸ	Low level pulse width	tSCKL(1)				1			
	put cloo	High level pulse width	tSCKH(1)			2.5 to 3.6	1			101/0
clock	ln		tSCKHA(1)		 Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2) 		4			tCYC
Serial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected See Fig. 6.		4/3			
	ck	Low level pulse width	tSCKL(2)					1/2		10.014
Output clo	tput clo	pulse width High level - pulse width	tSCKH(2)			2.5 to 3.6		1/2		
		tSCKHA(2)		 Continuous data transmission/reception mode CMOS output selected See Fig. 6. 		tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tCYC	
l input	Da	ta setup time	tsDI(1)	SB0(P11), SI0(P11)	 Must be specified with respect to rising edge of SIOCLK. See Fig. 6. 	2.5 to 3.6	0.03			
Serial	Da	ta hold time	thDI(1)			2.5 to 3.6	0.03			
	clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)	2.5 to 3.6			(1/3)tCYC +0.05	μs
l output	Input		tdD0(2)		Synchronous 8-bit mode(Note 4-1-3)	2.5 to 3.6			1tCYC +0.05	
Seria	Output clock		tdD0(3)		(Note 4-1-3)	2.5 to 3.6			(1/3)tCYC +0.15	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans / rec mode, a time from SIORUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		Deremeter	Sumbol	Din/Domorko	Conditions			Spec	ification	
	ŀ	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ik.	Frequency	tSCK(3)	SCK1(P15)	See Fig. 6.		2			
	put cloc	Low level pulse width	tSCKL(3)			2.5 to 3.6	1			10110
clock	lı	High level pulse width	tSCKH(3)				1			tCYC
Serial	ock	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected See Fig. 6.		2			
	utput clo	Low level pulse width	tSCKL(4)			2.5 to 3.6		1/2		+SCK
Ō		High level pulse width	tSCKH(4)					1/2		ISCK
input	Da	ta setup time	tsDI(2)	SB1(P14), SI1(P14)	 Must be specified with respect to rising edge of SIOCLK. See Fig. 6. 	2.5 to 3.6	0.03			
Serial	Da	ta hold time	thDI(2)			2.5 to 3.6	0.03			
Serial output	Output delay time		tdD0(4)	SO1(P13), SB1(P14)	 Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6. 	2.5 to 3.6			(1/3)tCYC +0.05	μs

 • See Fig. 6.

 Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

3-1. SMIIC0 Simple SIO Mode Input/Output Characteristics

			0	Applicable				Spec	ification	
	Pa	arameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	×	Period	tSCK (4)	SM0CK (PC0)	See Fig. 6.		4/3			
	out cloc	Low level pulse width	tSCKL (4)			2.5 to 3.6	2/3			
clock	Ing	High level pulse width	tSCKH (4)				2/3			tCYC
Serial	ck	Period	tSCK (5)	SM0CK (PC0)	CMOS output selected See Fig. 6.		4/3			
Output clo		Low level pulse width	tSCKL (5)			2.5 to 3.6		1/2		10.014
		High level pulse width	tSCKH (5)					1/2		ISCK
input	Da	ta setup time	tsDI (3)	SM0DA (PC1)	 Specified with respect to rising edge of SIOCLK 	0.5 40.0 0	0.03			
Serial	Da	ta hold time	thDI (3)		• See Fig. 6.	2.5 10 3.6	0.03			
Serial output	Ou tim	itput delay ie	tdD0 (5)	SM0DO (PC2), SM0DA (PC1)	 Specified with respect to falling edge of SIOCLK Specified as interval up to time when output state starts changing. See Fig. 6. 	2.5 to 3.6			1/3tCYC +0.05	μs

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

3-2. SMIIC0 I2C Mode Input/Output Characteristics

Parameter				Applicable				Spec	ification				
	Pa	arameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Min	typ	max	Unit		
v constraints of the second se			tSCL	SM0CK (PC0)	• See Fig. 8.		5						
	ut clock	Low level	th	tSCLL			2.5 to 3.6	2.5					
×	dul	High leve	l th	tSCLH				2			Tfilt		
Cloc	Ţ	Period	ui	tSCLx	SM0CK (PC0)	Specified as interval up to time when output state		10					
	out cloch	Low level	th	tSCLLx	-	starts changing.	2.5 to 3.6		1/2				
	Outp	High leve	l th	tSCLHx					1/2		tSCL		
SI	10Ck	and SM0)A	tsn	SMOCK (PC0)	• See Fig. 8							
pir	ns inp	out spike		^{top}	SM0DA (PC1)		2.5 to 3.6			1	Tfilt		
Bu be	is relettivee	ease time n start	Input	tBUF	SM0CK (PC0) SM0DA (PC1)	• See Fig. 8.		2.5			Tfilt		
an	ia sio	р	put	tBUFx	SM0CK (PC0) SM0DA (PC1)	 Standard clock mode Specified as interval up to time when output state starts changing. 	2.5 to 3.6	5.5					
				/restart				High-speed clock mode Specified as interval up to time when output state starts changing.		1.6			μs
Start/restart condition hold time		ut	tHD;STA	SM0CK (PC0) SM0DA (PC1)	When SMIIC register control bit, SHDS=0 See Fig. 8.		2.0						
			lnp			When SMIIC register control bit, SHDS=1 See Fig. 8.		2.5			Tfilt		
			tput	tHD;STAx	SM0CK (PC0) SM0DA (PC1)	 Standard clock mode Specified as interval up to time when output state starts changing. 	2.5 to 3.6	4.1					
			Out			 High-speed clock mode Specified as interval up to time when output state starts changing. 		1.0			μs		
Re co tin	estart nditic ne	on setup	Input	tSU;STA	SM0CK (PC0) SM0DA (PC1)	• See Fig. 8.		1.0			Tfilt		
			put	tSU;STAx	SM0CK (PC0) SM0DA (PC1)	 Standard clock mode Specified as interval up to time when output state starts changing. 	2.5 to 3.6	5.5					
			Out			 High-speed clock mode Specified as interval up to time when output state starts changing. 		1.6			μs		

Continued from p	rece	ding page.							
Doromotor		Symbol	Applicable	Conditions			Specific	ation	-
Falameter		Symbol	Pin/Remarks	Conditions	V _{DD} [V]	Min	typ	max	Unit
Stop condition setup time	Input	tSU;STO	SM0CK (PC0) SM0DA (PC1)	• See Fig. 8.		1.0			Tfilt
	tput	tSU;STOx	SM0CK (PC0) SM0DA (PC1)	 Standard clock mode Specified as interval up to time when output state starts changing. 	2.5 to 3.6	4.9			
	NO			 High-speed clock mode Specified as interval up to time when output state starts changing. 		1.6			μs
Data hold time	Input	tHD;DAT	SM0CK (PC0) SM0DA (PC1)	• See Fig. 8.		0			
	Output	tHD;DATx	SM0CK (PC0) SM0DA (PC1)	 Specified as interval up to time when output state starts changing. 	2.5 to 3.6	1		1.5	Tfilt
Data setup time	Input	tSU;DAT	SM0CK (PC0) SM0DA (PC1)	• See Fig. 8.	254026	1			T £14
	Output	tSU;DATx	SM0CK (PC0) SM0DA (PC1)	 Specified as interval up to time when output state starts changing. 	2.5 to 3.6	1tSCL- 1.5Tfilt			1 MIT

Note 4-3-2: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-3: The value of Tfilt is determined by the values of the register SMIC0BRG, bits 7 and 6 (BRP1, BRP0) and the system clock frequency.

BRP1	BRP0	Tfilt
0	0	(1/3)tCYC×1
0	1	(1/3)tCYC×2
1	0	(1/3)tCYC×3
1	1	(1/3)tCYC×4

Set bits (BPR1, BPR0) so that the value of Tfilt falls between the following range:

250ns Tfilt > 140ns

Note 4-3-4: The standard clock mode refers to a mode that is entered by configuring SMIC0BRG as follows:

 $250ns \geq Tfilt > 140ns$

BRDQ (bit5) = 1

SCL frequency setting ≤ 100 kHz

The high-speed clock mode refers to a mode that is entered by configuring SMIC0BRG as follows:

 $250ns \ge Tfilt > 140ns$

BRDQ (bit5) = 0

SCL frequency setting ≤ 400 kHz

Demonster	Oursehal	Dias /Damarka	Oracliticare			Specif	fication	
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(P20 to P23), INT5(P24 to P27) INT6(P20), INT7(P24)	 Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled. 	2.5 to 3.6	1			
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.5 to 3.6	2			tCYC
	tPIH(3) tPIL(3)	INT3(P73) when noise filter time constant is 1/32	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.5 to 3.6	64			
	tPIH(4) tPIL(4)	INT3(P73) when noise filter time constant is 1/128	 Interrupt source flag can be set. Event inputs for timer 0 are enabled. 	2.5 to 3.6	256			
	tPIL(5)	RES	Resetting is enabled.	2.5 to 3.6	200			μs

Pulse Input Conditions at Ta = -40°C to +85°C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

AD Converter Characteristics at $V_{SS}\mathbf{1}=V_{SS}\mathbf{2}=V_{SS}\mathbf{3}=\mathbf{0}V$

<12bits AD Converter Mode at Ta = -40° C to $+85^{\circ}$ C >

Parameter	O week al	Din/Domorka			Specification				
Parameter	Symbol Pin/Remark	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit	
Resolution	Ν	AN0(P80) to		2.5 to 3.6		12		bit	
Absolute accuracy	ET	AN6(P86), AN8(P70),	(Note 6-1)	2.5 to 3.6			±16	LSB	
Conversion time	TCAD	AN9(P71),	See Conversion time calculation	3.0 to 3.6	64		115		
		AN10(XT1), AN11(XT2)	formulas. (Note 6-2)	2.7 to 3.6	128		230	μs	
		ANT (X12)		2.5 to 3.6	256		460		
Analog input voltage range	VAIN			2.5 to 3.6	V _{SS}		V _{DD}	V	
Analog port	IAINH(1)	analog channel	VAIN=V _{DD}	2.5 to 3.6			1		
input current	IAINL(1)		VAIN=V _{SS}	2.5 to 3.6	-1			μА	

<8bits AD Converter Mode at Ta = -40° C to $+85^{\circ}$ C >

Parameter	Ourseland	Pin/Remarks	One differen		Specification				
Parameter	Symbol		Conditions	V _{DD} [V]	min	typ	max	unit	
Resolution	Ν	AN0(P80) to		2.5 to 3.6		8		bit	
Absolute accuracy	ET	AN6(P86), AN8(P70),	(Note 6-1)	2.5 to 3.6			±1.5	LSB	
Conversion	TCAD	AN9(P71),	See Conversion time calculation formulas. (Note 6-2)	3.0 to 3.6	39		71		
time		AN10(XT1),		2.7 to 3.6	79		140	μs	
		ANTI(X12)		2.5 to 3.6	157		280		
Analog input	VAIN			25 to 36	Vee		Voo	V	
voltage range				2.5 10 5.0	v 88		٥U	v	
Analog port	IAINH(1)	analog channel	VAIN=V _{DD}	2.5 to 3.6			1		
input current	IAINL(1)		VAIN=V _{SS}	2.5 to 3.6	-1			μΑ	

12bits AD Converter Mode: TCAD(Conversion time)= $((52/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 8bits AD Converter Mode: TCAD(Conversion time)= $((32/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$

- Note 6-1: The quantization error $(\pm 1/2LSB)$ must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.
- Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Consumption Current Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Deremeter	Cumbol	Pins/Rema	Conditions		Specification			
Parameter	Symbol	rks	Conditions	V _{DD} [V]	min	Тур	Max	unit
Normal mode consumption current (Note 7-1)	IDDOP(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	 FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. 	2.7 to 3.6		3.6	9.5	
	IDDOP(2)		 FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode System clock set to 8MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. 	2.5 to 3.6		2.9	7.1	mA
IDDOP(3)			 FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode System clock set to internal RC oscillation frequency variable RC oscillation stopped 1/2 frequency division ratio. 	2.5 to 3.6		0.186	0.96	
	IDDOP(4)		 FmCF=0Hz (oscillation stopped) FmX'al=32.768kHz by crystal oscillation mode. System clock set to 32.768kHz side. Internal RC oscillation stopped frequency variable RC oscillation stopped 1/2 frequency division ratio. 	2.5 to 3.6		11.5	58	μΑ
HALT mode consumption current (Note 7-1)	IDDHALT(1)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	 HALT mode FmCF=12MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode System clock set to 12MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. 	2.7 to 3.6		1.5	2.9	
	IDDHALT(2)		HALT mode FmCF=8MHz ceramic oscillation mode FmX'tal=32.768kHz by crystal oscillation mode System clock set to 8MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.	2.5 to 3.6		1	1.8	mA
	IDDHALT(3)		 HALT mode FmCF=0Hz (oscillation stopped) FmX'tal=32.768kHz by crystal oscillation mode System clock set to internal RC oscillation frequency variable RC oscillation stopped 1/2 frequency division ratio. 	2.5 to 3.6		0.067	0.28	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

Continued from p	preceding page.								
Demonster	Querra ha a l	Dina (Dama rika	O an dition o	_	Specification				
Parameter	Symbol	Pins/Remarks	Conditions	V _{DD} [V]	min	typ	Max	unit	
HALT mode consumption current (Note 7-1)	IDDHALT(4)	V _{DD} 1 =V _{DD} 2 =V _{DD} 3	 HALT mode FmCF=0Hz (oscillation stopped) FmX'al=32.768kHz by crystal oscillation mode. System clock set to 32.768kHz side. Internal RC oscillation stopped frequency variable RC oscillation stopped 1/2 frequency division ratio. 	2.5 to 3.6		7.4	49	μΑ	
HOLD mode consumption current	IDDHOLD(1)	V _{DD} 1	HOLD mode CF1=V _{DD} or open (External clock mode)	2.5 to 3.6		0.04	20		
Timer HOLD mode consumption current	IDDHOLD(2)		 Timer HOLD mode CF1=V_{DD} or open (External clock mode) FmX'tal=32.768kHz by crystal oscillation mode 	2.5 to 3.6		5.9	35	μA	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

F-ROM Programming	Characteristics at Ta	$= +10^{\circ}$ C to $+55^{\circ}$ C,	$V_{SS1} = V$	$V_{SS2} = V_{SS3} = 0V$
-------------------	-----------------------	---------------------------------------	---------------	--------------------------

Parameter	Symbol Ding/Demotio		Que ditions		Specification				
Parameter	Symbol	PINS/Remarks	Conditions	V _{DD} [V]	Min	Тур	Max	unit	
Onboard	IDDFW(1)	V _{DD} 1	Without CPU curent						
programming				2.7 to 3.6		7	11	mA	
current									
Programming	tFW(1)		 2k byte Erasing 	2.7 to 3.6		12	15	ms	
time	tFW(2)		2 byte Programming	2.7 to 3.6		35	45	μs	

UART (Full Duplex) Operating Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Parameter	Symbol	Pin/Remarks			Specification				
Parameter			Conditions	V _{DD} [V]	min	typ	max	unit	
Transfer rate	UBR	P32(UTX1),							
		P33(URX1),		2.5 to 3.6	16/3		8192/3	tCYC	
		P34(UTX2),							
		P35(URX2)							
Data length:	7, 8, and 9 bits (LSB first)								
Stop bits:	1 bit (2-bit in continuous data transmission)								

1 bit (2-bit in continuous data transmission)

Parity bits:

None

Example of Continuous 8-bit Data Transmission Mode Processing (first transmit data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (first receive data=55H)



VDD1, VSS1 Terminal Condition

It is necessary to place capacitors between VDD1 and VSS1 as describe below.

- Place capacitors as close to VDD1 and VSS1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- Capacitance of C2 must be more than $0.1\mu F$.
- Use thicker pattern for VDD1 and VSS1.



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Nominal Frequency				Circuit (Constant		Operating	Oscillation Stabilization Time		Remarks	
	Oscillator Name	C1	C2	Rf1	Rd1	Voltage Range	typ	max			
			[pF]	[pF]	[Ω]	[Ω]	1.1	[ms]	[ms]		
12MHz		CSTCE12M0G52-R0	(10)	(10)	Open	330	2.2 to 3.6	0.02	0.2	C1, C2 integrated type	
		CSTCE8M00G52-R0	(10)	(10)	Open	680	2.2 to 3.6	0.02	0.2	C1, C2 integrated type	
8MHZ	8MHz MURATA	CSTLS8M00G53-B0	(15)	(15)	Open	680	2.2 to 3.6	0.02	0.2	C1, C2 integrated type	
4MHz		CSTCR4M00G53-R0	(15)	(15)	Open	1.5K	2.2 to 3.6	0.02	0.2	C1, C2 integrated type	
		CSTLS4M00G53-B0	(15)	(15)	Open	1.5K	2.2 to 3.6	0.01	0.1	C1, C2 integrated type	

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after VDD goes above the operating voltage lower limit (see Fig. 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sam	ple Subsystem Clock Oscillator	Circuit with a Crystal Oscillator
1 uble 2 Characteristics of a Sam	pie Subsystem Clock Osemutor	chedit with a crystal obelliator

Nominal	Vendor	On sillaton Nama	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		
Frequency Name	Oscillator Name	C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]	Range [V]	typ [s]	max [s]	Remarks	
32.768kHz	EPSON TOYOCOM	MC-306	9	9	OPEN	330K	2.2 to 3.6	1.0	3.0	CL=7pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.



Figure 3 AC Timing Measurement Point



Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times





Figure 7 Pulse Input Timing Signal Waveform



Sir: Restart condition

Figure 8 I²C Timing

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal