



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product StatusObsoleteCore Processor-Core Size-Speed-Connectivity-Pripherals-Number of I/O-Program Memory Size-Program Memory Type-ERENG Misze-Nuffer of Size-Votage - Supply (Voc/Vod)-Program Type-Size Of Size-Product Type-Product Type-Nuffer of Size-Product Size Of		
Core Size.Speed.Connectivity.Peripherals.Number of I/O.Pogram Memory Size.Pogram Memory Type.EEPROM Size.Nutber of UyCvc/vdu).Socialator Type.Oscialator Type.Oscialator Type.Socialator Type.Ada Converters.Oscialator Type.Socialator Type.Socialator Type.Oscialator Type.Socialator Type. <td>Product Status</td> <td>Obsolete</td>	Product Status	Obsolete
Speed-Speed-Connectivity-Peripherals-Number of I/O-Program Memory Size-Program Memory Type-EEPROM Size-RAM Size-Voltage - Supply (Vcc/Vdd)-Data Converters-Operating Temperature-Mounting Type-Supple Device Package-	Core Processor	-
Connectivity-Peripherals-Number of I/O-Program Memory Size-Program Memory Type-EEPROM Size-RAM Size-Voltage - Supply (Vcc/Vdd)-Data Converters-Oscillator Type-Operating Temperature-Nounting Type-Package / Case-Suppler Device Package-	Core Size	-
Peripherals-Number of I/O-Program Memory Size-Program Memory Type-EEPROM Size-RAM Size-Voltage - Supply (Vcc/Vdd)-Data Converters-Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Suppler Device Package-	Speed	-
Number of I/O-Program Memory Size-Program Memory Type-EEPROM Size-RAM Size-Voltage - Supply (Vcc/Vdd)-Data Converters-Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Supplier Device Package-	Connectivity	-
Program Memory Size-Program Memory Type-EEPROM Size-RAM Size-Voltage - Supply (Vcc/Vdd)-Data Converters-Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Supplier Device Package-	Peripherals	-
Program Memory Type-EEPROM Size-RAM Size-Voltage - Supply (Vcc/Vdd)-Data Converters-Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Supplier Device Package-	Number of I/O	-
EEPROM Size-RAM Size-Voltage - Supply (Vcc/Vdd)-Data Converters-Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Supple Device Package-	Program Memory Size	-
RAM Size-Voltage - Supply (Vcc/Vd)-Data Converters-Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Supplier Device Package-	Program Memory Type	-
Voltage - Supply (Vcc/Vdd)-Data Converters-Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Supplier Device Package-	EEPROM Size	<u>.</u>
Data Converters-Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Supplier Device Package-	RAM Size	-
Oscillator Type-Operating Temperature-Mounting Type-Package / Case-Supplier Device Package-	Voltage - Supply (Vcc/Vdd)	<u>.</u>
Operating Temperature-Mounting Type-Package / Case-Supplier Device Package-	Data Converters	-
Mounting Type-Package / Case-Supplier Device Package-	Oscillator Type	<u>.</u>
Package / Case - Supplier Device Package -	Operating Temperature	<u>.</u>
Supplier Device Package -	Mounting Type	
	Package / Case	-
Purchase URL https://www.e-xfl.com/product-detail/renesas-electronics-america/hd6472655rtev	Supplier Device Package	-
	Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/hd6472655rtev

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

General Precautions on Handling of Product

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

Rev. 5.00 Sep 14, 2006 page iii of xxviii

Table 1.1 Overview

Item	Specification
CPU	General-register machine
	— Sixteen 16-bit general registers (also usable as sixteen 8-bit registers
	or eight 32-bit registers)
	High-speed operation suitable for realtime control
	Maximum clock rate: 20 MHz
	 High-speed arithmetic operations
	8/16/32-bit register-register add/subtract: 50 ns
	16×16 -bit register-register multiply: 200 ns
	$16 \times 16 + 42$ -bit multiply and accumulate: 200 ns
	32 ÷ 16-bit register-register divide: 1000 ns
	 Instruction set suitable for high-speed operation
	 — Sixty-nine basic instructions
	 8/16/32-bit move/arithmetic and logic instructions
	 Unsigned/signed multiply and divide instructions
	 Multiply-and accumulate instruction
	 Powerful bit-manipulation instructions
	Two CPU operating modes
	 — Normal mode: 64-kbyte address space
	 Advanced mode: 16-Mbyte address space
Bus controller	 Address space divided into 8 areas, with bus specifications settable independently for each area
	Chip select output possible for each area
	Choice of 8-bit or 16-bit access space for each area
	2-state or 3-state access space can be designated for each area
	Number of program wait states can be set for each area
	Burst ROM directly connectable
	 Maximum 8-Mbyte DRAM or PSRAM directly connectable (or use of interval timer possible)
	External bus release function



Туре	Instruction	Size*	Function
Arithmetic operations	DIVXS	B/W	Rd ÷ Rs → Rd Performs signed division on data in two general registers: either 16 bits ÷ 8 bits → 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits → 16-bit quotient and 16- bit remainder.
	СМР	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
	NEG	B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register.
	EXTU	W/L	Rd (zero extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
	EXTS	W/L	Rd (sign extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
	TAS	В	@ERd – 0, 1 \rightarrow (<bit 7=""> of @Erd) Tests memory contents, and sets the most significant bit (bit 7) to 1.</bit>
	MAC	_	$(EAs) \times (EAd) + MAC \rightarrow MAC$ Performs signed multiplication on memory contents and adds the result to the multiply-accumulate register. The following operations can be performed: 16 bits × 16 bits + 32 bits \rightarrow 32 bits, saturating 16 bits × 16 bits + 42 bits \rightarrow 42 bits, non-saturating
	CLRMAC	—	$0 \rightarrow MAC$ Clears the multiply-accumulate register to zero.
	LDMAC STMAC	L	$Rs \rightarrow MAC$, $MAC \rightarrow Rd$ Transfers data between a general register and a multiply-accumulate register.

Section 2 CPU

Note: * Size refers to the operand size.

B: Byte

W: Word

L: Longword



Bits 1 and 0—Refresh Cycle Wait Control 1 and 0 (RLW1, RLW0): These bits select the number of wait states to be inserted in a DRAM interface CAS-before-RAS refresh cycle. This setting is used for all areas designated as DRAM space. Wait input by the \overline{WAIT} pin is disabled.

Bit 1	Bit 0		
RLW1	RLW0		
0	0	No wait state inserted	(Initial value)
	1	1 wait state inserted	
1	0	2 wait states inserted	
	1	3 wait states inserted	

6.2.7 DRAM Control Register (DRAMCR)

Bit	:	7	6	5	4	3	2	1	0
		RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0
Initial val	lue :	0	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

DRAMCR is an 8-bit readable/writable register that selects the DRAM refresh mode and refresh counter clock, and controls the refresh timer.

DRAMCR is initialized to H'00 by a power-on reset and in hardware standby mode. It is not initialized by a manual reset or in software standby mode.

Bit 7—Refresh Control (RFSHE): Selects whether or not refresh control is performed. When refresh control is not performed, the refresh timer can be used as an interval timer. Refresh control is not performed in normal mode.

Bit 7

RFSHE	Description	
0	Refresh control is not performed	(Initial value)
1	Refresh control is performed	



6.3.2 Bus Specifications

The external space bus specifications consist of three elements: bus width, number of access states, and number of program wait states.

The bus width and number of access states for on-chip memory and internal I/O registers are fixed, and are not affected by the bus controller.

(1) Bus Width

A bus width of 8 or 16 bits can be selected with ADWCR. An area for which an 8-bit bus is selected functions as an 8-bit access space, and an area for which a 16-bit bus is selected functions as a16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated for 16-bit access, 16-bit bus mode is set. When the burst ROM interface is designated, 16-bit bus mode is always set.

(2) Number of Access States

Two or three access states can be selected with ASTCR. An area for which 2-state access is selected functions as a 2-state access space, and an area for which 3-state access is selected functions as a 3-state access space.

With the DRAM/PSRAM interface and burst ROM interface, the number of access states may be determined without regard to ASTCR.

When 2-state access space is designated, wait insertion is disabled.

(3) Number of Program Wait States

When 3-state access space is designated by ASTCR, the number of program wait states to be inserted automatically is selected with WCRH and WCRL. From 0 to 3 program wait states can be selected.

Table 6.3 shows the bus specifications for each basic bus interface area.

7.2.3 Execute Transfer Count Register (ETCR)

ETCR is a 16-bit readable/writable register that specifies the number of transfers. The setting of this register is different for sequential mode and idle mode on the one hand, and for repeat mode on the other.

(1) Sequential Mode and Idle Mode

Transfer Counter



In sequential mode and idle mode, ETCR functions as a 16-bit transfer counter (with a count range of 1 to 65536). ETCR is decremented by 1 each time a transfer is performed, and when the count reaches H'0000, the DTE bit in DMABCR is cleared, and transfer ends.

(2) Repeat Mode



Transfer Number Storage

Legend: *: Undefined

In repeat mode, ETCR functions as transfer counter ETCRL (with a count range of 1 to 256) and transfer number storage register ETCRH. ETCRL is decremented by 1 each time a transfer is performed, and when the count reaches H'00, ETCRL is loaded with the value in ETCRH. At this point, MAR is automatically restored to the value it had when the count was started. The DTE bit



Figure 7.9 illustrates operation in single address mode (when sequential mode is specified).

Figure 7.9 Operation in Single Address Mode (When Sequential Mode Is Specified)

8.2.9 Module Stop Control Register (MSTPCR)



MSTPCR is a 16-bit readable/writable register that performs module stop mode control.

When the MSTP14 bit in MSTPCR is set to 1, the DTC operation stops at the end of the bus cycle and a transition is made to module stop mode. However, 1 cannot be written in the MSTP14 bit while the DTC is operating. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not initialized in software standby mode.

Bit 14—Module Stop (MSTP14): Specifies the DTC module stop mode.

Bit 14		
MSTP14	Description	
0	DTC module stop mode cleared	(Initial value)
1	DTC module stop mode set	

8.3 Operation

8.3.1 Overview

When activated, the DTC reads register information that is already stored in memory and transfers data on the basis of that register information. After the data transfer, it writes updated register information back to memory. Pre-storage of register information in memory makes it possible to transfer data over any required number of channels. Setting the CHNE bit to 1 makes it possible to perform a number of transfers with a single activation.

Figure 8.2 shows a flowchart of DTC operation.

DACK

Selection Method and Pin Functions

P1₀/PO₈/TIOCA₀/ The pin function is switched as shown below according to the combination of the TPU channel 0 setting by bits MD3 to MD0 in TMDR0, bits IOA3 to IOA0 in TIOR0H, bits CCLR2 to CCLR0 in TCR0, bit NDER8 in NDERH, bit SAE0 in DMABCRH, and bit P10DDR.

SAE0		0				
TPU Channel 0 Setting	Table Below (1)	Table Below (2)			_	
P10DDR	—	0	—			
NDER8	—	_	0	1	—	
Pin function	TIOCA ₀ output	P1 ₀ input	P1 ₀ output	PO ₈ output	DACK _o output	
		TIOCA ₀ input ^{*1}				

Note: 1. TIOCA, input when MD3 to MD0 = B'0000, and IOA3 to IOA0 = B'10xx.

TPU Channel	(-)					
0 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD3 to MD0	B'0	000	B'001x	B'0010	B'0011	
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Oth	er than B'x	x00
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR2 to	_	_	_		Other	B'001
CCLR0					than	
					B'001	
Output	_	Output	_	PWM	PWM	_
function		compare		mode 1	mode 2	
		output		output*2	output	

x: Don't care

2. TIOCB_o output is disabled. Note:

9.7 Port 6

9.7.1 Overview

Port 6 is an 8-bit I/O port. Port 6 pins also function as interrupt input pins (\overline{IRQ}_0 to \overline{IRQ}_3), DMAC I/O pins (\overline{DREQ}_0 , \overline{TEND}_0 , \overline{DREQ}_1 , and \overline{TEND}_1), and bus control output pins (\overline{CS}_4 to \overline{CS}_7). The functions of pins P6₅ to P6₂ are the same in all operating modes, while the functions of pins P6₇, P6₆, P6₁, and P6₀ change according to the operating mode. Pins P6₇ to P6₄ are schmitt-triggered inputs. Figure 9.6 shows the port 6 pin configuration.





Modes 2 and 6

In modes 2 and 6, port B pins function as address outputs or input ports. Input or output can be specified on an individual bit basis. Setting a PBDDR bit to 1 makes the corresponding port B pin an address output, while clearing the bit to 0 makes the pin an input port.



Port B pin functions in modes 2 and 6 are shown in figure 9.13.

Figure 9.13 Port B Pin Functions (Modes 2 and 6)

Modes 3 and 7

In modes 3 and 7, port B pins function as I/O ports. Input or output can be specified for each pin on an individual bit basis. Setting a PBDDR bit to 1 makes the corresponding port B pin an output port, while clearing the bit to 0 makes the pin an input port.

Port B pin functions in modes 3 and 7 are shown in figure 9.14.



Section 9 I/O Ports

9.13 Port F

9.13.1 Overview

Port F is an 8-bit I/O port. Port F pins also function as bus control signal input/output pins (\overline{AS} , \overline{RD} , \overline{HWR} , \overline{LWR} , \overline{LCAS} , \overline{WAIT} , \overline{BREQO} , \overline{BREQ} , and \overline{BACK}) and the system clock (ϕ) output pin.

Figure 9.25 shows the port F pin configuration.

	Port F pins	Pin functions in modes 1 and 2
	 → PF₇/φ 	PF ₇ (input) / ϕ (output)
	\checkmark PF ₆ / \overline{AS}	AS (output)
	← PF ₅ /RD	RD (output)
Port F	← PF ₄ / HWR	HWR (output)
	\rightarrow PF ₃ / $\overline{\text{LWR}}$	LWR (output)
	← PF ₂ /LCAS/WAIT/BREQO	PF ₂ (I/O)/WAIT (input)/BREQO (output)
	← PF ₁ /BACK	PF ₁ (I/O)/BACK (output)
	← PF ₀ /BREQ	PF ₀ (I/O)/BREQ (input)
Pin funct	ions in modes 3 and 7	Pin functions in modes 4 to 6
PF ₇ (inpu	t)/ φ (output)	PF ₇ (input) / ϕ (output)
PF ₆ (I/O)		AS (output)
PF ₅ (I/O)		RD (output)
PF ₄ (I/O)		HWR (output)
PF ₃ (I/O)		LWR (output)
PF ₂ (I/O)		$PF_2 (I/O) / \overline{LCAS} (output) / \overline{WAIT} (input) / \overline{BREQO} (output)$
PF ₁ (I/O)		PF ₁ (I/O)/ BACK (output)
PF ₀ (I/O)		PF ₀ (I/O)/ BREQ (input)

Figure 9.25 Port F Pin Functions

Rev. 5.00 Sep 14, 2006 page 416 of 1060 REJ09B0331-0500

Free-running count operation and periodic count operation: Immediately after a reset, the TPU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts up-count operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.



Figure 10.7 illustrates free-running counter operation.

Figure 10.7 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the relevant channel performs periodic count operation. The TGR register for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts up-count operation as periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

10.6.2 Interrupt Signal Timing

TGF Flag Setting Timing in Case of Compare Match

Figure 10.42 shows the timing for setting of the TGF flag in TSR by compare match occurrence, and TGI interrupt request signal timing.

φ	
TCNT input clock	
TCNT	N / N + 1
TGR	Ν
Compare match signal	
TGF flag	
TGI interrupt	

Figure 10.42 TGI Interrupt Timing (Compare Match)

11.2 Register Descriptions

11.2.1 Next Data Enable Registers H and L (NDERH, NDERL)

NDERH

Bit :	7	6	5	4	3	2	1	0
	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
NDERL								
Bit :	7	6	5	4	3	2	1	0
	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
Initial value :	0	0	0	0	0	0	0	0
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

NDERH and NDERL are 8-bit readable/writable registers that enable or disable pulse output on a bit-by-bit basis.

If a bit is enabled for pulse output by NDERH or NDERL, the NDR value is automatically transferred to the corresponding PODR bit when the TPU compare match event specified by PCR occurs, updating the output value. If pulse output is disabled, the bit value is not transferred from NDR to PODR and the output value does not change.

NDERH and NDERL are each initialized to H'00 by a reset and in hardware standby mode. They are not initialized in software standby mode.

NDERH Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8): These bits enable or disable pulse output on a bit-by-bit basis.

NDER15 to NDER8	Description	
0	Pulse outputs PO_{15} to PO_8 are disabled (NDR15 to N transferred to POD15 to POD8)	IDR8 are not (Initial value)
1	Pulse outputs PO_{15} to PO_{8} are enabled (NDR15 to N to POD15 to POD8)	DR8 are transferred

Bits 7 to 0

Serial data reception (asynchronous mode): Figure 14.7 shows a sample flowchart for serial reception.

The following procedure should be used for serial data reception.



- SCI initialization: The RxD pin is automatically designated as the receive data input pin.
- [2] [3] Receive error processing and break detection:
 - If a receive error occurs, read the ORER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.
- [4] SCI status check and receive data read : Read SSR and check that RDRF = 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.
- [5] Serial reception continuation procedure: To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag, read RDR, and clear the RDRF flag to 0. The RDRF flag is cleared automatically when the DMAC or DTC is activated by an RXI interrupt and the RDR value is read.

Figure 14.7 Sample Serial Reception Data Flowchart

Instruction	-	2	3	4	5	9	7	8	6
BLE d:8	R:W NEXT	R:W EA							
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BHI d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLS d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BNE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BEQ d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BVC d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BVS d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BPL d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BMI d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BGE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLT d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BGT d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BLE d:16	R:W 2nd	Internal operation, R:W EA 1 state	R:W EA						
BCLR #xx:3,Rd	R:W NEXT								
BCLR #xx:3,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT W:B EA	W:B EA					
BCLR #xx:3,@aa:8	R:W 2nd	R:B:M EA	ž	!					
BCLR #xx:3,@aa:16	R:W 2nd	R:W 3rd	K:B:M EA	R:W:M NEXT	W:B EA				

TMDR3—Timer Mode Register 3

H'FE81

TPU3



0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation



Note: See section 14.2.8, Bit Rate Register (BRR), for details.





Figure C.5 (b) Port 5 Block Diagram (Pin P5₁)

