



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	84MHz
Connectivity	I ² C, IrDA, LINbus, SDIO, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	36
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UFQFPN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f401cbu7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

List of tables

Table 1.	Device summary	1
Table 2.	STM32F401xB/C features and peripheral counts	
Table 3.	Regulator ON/OFF and internal power supply supervisor availability	24
Table 4.	Timer feature comparison	
Table 5.	Comparison of I2C analog and digital filters	
Table 6.	USART feature comparison	
Table 7.	Legend/abbreviations used in the pinout table	
Table 8.	STM32F401xB/STM32F401xC pin definitions	
Table 9.	Alternate function mapping	
Table 10.	STM32F401xB/STM32F401xC	•
. 45.6	register boundary addresses	51
Table 11.	Voltage characteristics	
Table 12.	Current characteristics	
Table 13.	Thermal characteristics.	
Table 14.	General operating conditions	
Table 15.	Features depending on the operating power supply range	
Table 16.	VCAP_1/VCAP_2 operating conditions	
Table 17.	Operating conditions at power-up / power-down (regulator ON)	
Table 18.	Operating conditions at power-up / power-down (regulator OFF)	
Table 19.	Embedded reset and power control block characteristics	
Table 20.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM - V _{DD} =1.8V	64
Table 21.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM	65
Table 22.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled except prefetch) running from Flash memory- V _{DD} = 1.8 V	65
Table 23.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled except prefetch) running from Flash memory - V _{DD} = 3.3 V	66
Table 24.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator disabled) running from Flash memory	66
Table 25.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled with prefetch) running from Flash memory	67
Table 26.	Typical and maximum current consumption in Sleep mode	
Table 27.	Typical and maximum current consumptions in Stop mode - V _{DD} =1.8 V	
Table 28.	Typical and maximum current consumption in Stop mode - V _{DD} =3.3 V	
Table 29.	Typical and maximum current consumption in Standby mode - V _{DD} =1.8 V	68
Table 30.	Typical and maximum current consumption in Standby mode - V _{DD} =3.3 V	69
Table 31.	Typical and maximum current consumptions in V _{BAT} mode	69
Table 32.	Switching output I/O current consumption	
Table 33.	Peripheral current consumption	72
Table 34.	Low-power mode wakeup timings ⁽¹⁾	. 73
Table 35.	High-speed external user clock characteristics	
Table 36.	Low-speed external user clock characteristics	. 75
Table 37.	HSE 4-26 MHz oscillator characteristics	
Table 38.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	. 77
Table 39.	HSI oscillator characteristics	
Table 40.	LSI oscillator characteristics	79
Table 41	Main PLL characteristics	മറ



List of figures

Figure 1.	Compatible board design for LQFP100 package	12
Figure 2.	Compatible board design for LQFP64 package	13
Figure 3.	STM32F401xB/STM32F401xC block diagram	14
Figure 4.	Multi-AHB matrix	16
Figure 5.	Power supply supervisor interconnection with internal reset OFF	19
Figure 6.	PDR_ON control with internal reset OFF	20
Figure 7.	Regulator OFF	
Figure 8.	Startup in regulator OFF: slow V _{DD} slope -	
J	power-down reset risen after V _{CAP_1} /V _{CAP_2} stabilization	23
Figure 9.	Startup in regulator OFF mode: fast V _{DD} slope -	
Ü	power-down reset risen before V _{CAP 1} /V _{CAP 2} stabilization	23
Figure 10.	STM32F401xB/STM32F401xC WLCSP49 pinout	32
Figure 11.	STM32F401xB/STM32F401xC UFQFPN48 pinout	
Figure 12.	STM32F401xB/STM32F401xC LQFP64 pinout	
Figure 13.	STM32F401xB/STM32F401xC LQFP100 pinout	
Figure 14.	STM32F401xB/STM32F401xC UFBGA100 pinout	
Figure 15.	Memory map	
Figure 16.	Pin loading conditions	
Figure 17.	Input voltage measurement	
Figure 18.	Power supply scheme	
Figure 19.	Current consumption measurement scheme	
Figure 20.	External capacitor C _{FXT}	
Figure 21.	Typical V _{BAT} current consumption (LSE and RTC ON)	
Figure 22.	High-speed external clock source AC timing diagram	
Figure 23.	Low-speed external clock source AC timing diagram	
Figure 24.	Typical application with an 8 MHz crystal	
Figure 25.	Typical application with a 32.768 kHz crystal	
Figure 26.	ACC _{HSI} versus temperature	
Figure 27.	ACC _{I SI} versus temperature	
Figure 28.	PLL output clock waveforms in center spread mode	
Figure 29.	PLL output clock waveforms in down spread mode	
Figure 30.	FT I/O input characteristics	
Figure 31.	I/O AC characteristics definition	94
Figure 32.	Recommended NRST pin protection	
Figure 33.	I ² C bus AC waveforms and measurement circuit	
Figure 34.	SPI timing diagram - slave mode and CPHA = 0	99
Figure 35.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	99
Figure 36.	SPI timing diagram - master mode ⁽¹⁾	
Figure 37.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	102
Figure 38.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	102
Figure 39.	USB OTG FS timings: definition of data signal rise and fall time	104
Figure 40.	ADC accuracy characteristics	
Figure 41.	Typical connection diagram using the ADC	
Figure 42.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 43.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	
Figure 44.	SDIO high-speed mode	
Figure 45.	SD default mode	
Figure 46.	WLCSP49 - 0.4 mm pitch wafer level chip scale package outline	






Figure 3. STM32F401xB/STM32F401xC block diagram

The timers connected to APB2 are clocked from TIMxCLK up to 84 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 42 MHz.

3.4 Embedded Flash memory

The devices embed up to 256 Kbytes of Flash memory available for storing programs and data.

3.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.6 Embedded SRAM

All devices embed:

 Up to 64 Kbytes of system SRAM which can be accessed (read/write) at CPU clock speed with 0 wait states

3.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 4. Multi-AHB matrix

3.14 Power supply supervisor

3.14.1 Internal reset ON

This feature is available for V_{DD} operating voltage range 1.8 V to 3.6 V.

The internal power supply supervisor is enabled by holding PDR_ON high.

The devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes.

The devices remain in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for an external reset circuit.

The devices also feature an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.14.2 Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled by setting the PDR_ON pin to low.

An external power supply supervisor should monitor V_{DD} and should maintain the device in reset mode as long as V_{DD} is below a specified threshold. PDR_ON should be connected to this external power supply supervisor. Refer to *Figure 5: Power supply supervisor interconnection with internal reset OFF*.




Figure 5. Power supply supervisor interconnection with internal reset OFF⁽¹⁾

1. The PRD_ON pin is only available on the WLCSP49 and UFBGA100 packages.

5//

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4 or TIM5 timer.

3.29 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the ADC_IN18 input channel which is used to convert the sensor output voltage into a digital value. Refer to the reference manual for additional information.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

3.30 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.31 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F401xB/STM32F401xC through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using any high-speed channel available. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

577

Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

	Pin	Nur	nber				ē			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) ⁽¹⁾	Pin type	I/O structure	Notes	Alternate functions	Additional functions
3	C7	3	8	D1	PC14- OSC32_IN (PC14)	I/O	FT	(2) (3) (4)	EVENTOUT	OSC32_IN
4	C6	4	9	E1	PC15- OSC32_OUT (PC15)	I/O	FT	(2) (3) (4)	EVENTOUT	OSC32_OUT
-	-	-	10	F2	VSS	S	-	-	-	-
-	-	-	11	G2	VDD	S	-	-	-	-
5	D7	5	12	F1	PH0-OSC_IN (PH0)	I/O	FT	(4)	EVENTOUT	OSC_IN
6	D6	6	13	G1	PH1- OSC_OUT (PH1)	I/O	FT	(4)	EVENTOUT	OSC_OUT
7	E7	7	14	H2	NRST	I/O	FT	-	EVENTOUT	-
-	-	8	15	H1	PC0	I/O	FT	-	EVENTOUT	ADC1_IN10
-	-	9	16	J2	PC1	I/O	FT	-	EVENTOUT	ADC1_IN11
-	-	10	17	J3	PC2	I/O	FT	-	SPI2_MISO, I2S2ext_SD, EVENTOUT	ADC1_IN12
-	-	11	18	K2	PC3	I/O	FT	-	SPI2_MOSI/I2S2_SD, EVENTOUT	ADC1_IN13
-	-	-	19	-	VDD	S	-	-	-	-
8	E6	12	20	ı	VSSA/VREF-	S	-	-	-	-
-	1	-	-	J1	VSSA	S	-	-	-	-
-	-	-	-	K1	VREF-	S	-	-	-	-
9	1	13	-	-	VDDA/VREF+	S	-	-	-	-
-	1	-	21	L1	VREF+	S	-	-	-	-
-	F7	-	22	M1	VDDA	S	-	-	-	-
10	F6	14	23	L2	PA0	I/O	FT	(5)	USART2_CTS, TIM2_CH1/TIM2_ETR, TIM5_CH1, EVENTOUT	ADC1_IN0, WKUP
11	G7	15	24	M2	PA1	I/O	FT	-	USART2_RTS, TIM2_CH2, TIM5_CH2, EVENTOUT	ADC1_IN1
12	E5	16	25	K3	PA2	I/O	FT	-	USART2_TX, TIM2_CH3, TIM5_CH3, TIM9_CH1, EVENTOUT	ADC1_IN2



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3 \sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.3 V (for the 1.7 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2 \sigma$).


6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 16.

Figure 16. Pin loading conditions



			Typ ⁽¹⁾		Max ⁽²⁾)	
Symbol	Parameter	Conditions	T _A = 25 °C	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
Supply current in		Low-speed oscillator (LSE) and RTC ON	2.8	5.0	14.0	28.0	uА
IDD_STBY	Standby mode	RTC and LSE OFF	2.1	4.0 ⁽³⁾	13.0	27.0 ⁽³⁾	μΛ


- 1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 μ A.
- 2. Guaranteed by characterization, unless otherwise specified.
- 3. Guaranteed by test in production.

Table 31. Typical and maximum current consumptions in V_{BAT} mode

				Тур		Ma		
Symbol	Parameter	Conditions ⁽¹⁾	T _A = 25 °C			T _A = 85 °C	T _A = 105 °C	Unit
			V _{BAT} = 1.7 V	V _{BAT} = 2.4 V	V _{BAT} = 3.3 V	V _{BAT} =	3.6 V	
	-	Low-speed oscillator (LSE) and RTC ON	0.66	0.76	0.97	3.0	5.0	
	domain supply current	domain supply RTC and LSE OFF		0.1	0.1	2.0	4.0	μA

- 1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a $\rm C_L$ of 6 pF for typical values.
- 2. Guaranteed by characterization.

Figure 21. Typical V_{BAT} current consumption (LSE and RTC ON)



I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 54: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 33: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Symbol	Param	eter	Conditions	Min	Тур	Max	Unit
	FT and NRST I/C hysteresis	input	1.7 V≤V _{DD} ≤3.6 V	-	10% V _{DD} ⁽³⁾	-	٧
V _{HYS}	BOOT0 I/O input	hvsteresis	1.75 V≤V _{DD} ≤3.6 V, -40 °C≤T _A ≤105 °C	_	100	_	mV
	Booto no mpar	Trydioredia	1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤105 °C		100		
1	I/O input leakage	current (4)	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA
I _{lkg}	I/O FT input leaka	age current ⁽⁵⁾	V _{IN} = 5 V	-	-	3	μΑ
R _{PU}	Weak pull-up equivalent resistor ⁽⁶⁾	All pins except for PA10 (OTG_FS_ID)	$V_{IN} = V_{SS}$	30	40	50	
		PA10 (OTG_FS_ID)		7	10	14	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁷⁾	All pins except for PA10 (OTG_FS_ID)	$V_{IN} = V_{DD}$	30	40	50	K22
		PA10 (OTG_FS_ID)		7	10	14	
C _{IO} ⁽⁸⁾	I/O pin capacitan	ce	-	-	5	-	pF

Table 54. I/O static characteristics (continued)

- 1. Guaranteed by design.
- 2. Guaranteed by test in production.
- 3. With a minimum of 200 mV.
- Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 53: I/O current injection susceptibility
- To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 53: I/O current injection susceptibility
- 6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
- 7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
- 8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 30*.

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 61* for the SPI interface are derived from tests performed under the ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 61. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode, SPI1/4, 2.7 V < V _{DD} < 3.6 V			42	
		Slave mode, SPI1/4, 2.7 V < V _{DD} < 3.6 V			42	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave transmitter/full-duplex mode, SPI1/4, 2.7 V < V _{DD} < 3.6 V	-	-	38 ⁽²⁾	MHz
		Master mode, SPI1/2/3/4, 1.7 V < V _{DD} < 3.6 V			21	
		Slave mode, SPI1/2/3/4, 1.7 V < V _{DD} < 3.6 V			21	
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, SPI presc = 2	T _{PCLK} -1.5	T _{PCLK}	T _{PCLK} +1.5	ns
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4T _{PCLK}	-	-	ns
t _{h(NSS)}	NSS hold time	NSS hold time Slave mode, SPI presc = 2		-	-	ns
t _{su(MI)}	Data input satur time	Master mode	0	-	-	ns
t _{su(SI)}	Data input setup time	Slave mode	2.5	-	-	ns
t _{h(MI)}	Data input hold time	Master mode	6	-	-	ns
t _{h(SI)}	Data iriput riolu tirrie	Slave mode	2.5	-	-	ns
t _{a(SO})	Data output access time	Slave mode	9	-	20	ns
t _{dis(SO)}	Data output disable time	Slave mode	8	-	13	ns
4	Data output valid time	Slave mode (after enable edge), 2.7 V < V _{DD} < 3.6 V	-	9.5	13	ns
t _{v(SO)}	Data output valid time	Slave mode (after enable edge), 1.7 V < V _{DD} < 3.6 V	-	9.5	17	ns
t.	Data output hold time	Slave mode (after enable edge), 2.7 V < V _{DD} < 3.6 V	5.5	-	-	ns
t _{h(SO)}	Data output hold time	Slave mode (after enable edge), 1.7 V < V _{DD} < 3.6 V	3.5	-	-	ns







Figure 36. SPI timing diagram - master mode⁽¹⁾

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

7.1 WLCSP49 2.965x2.965 mm package information



1. Drawing is not to scale.

Table 80. WLCSP49 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	260 µm max. (circular) 220 µm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed

WLCSP49 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Ball A 1 indentifier

Product identification⁽¹⁾

F 4 D 1 B Y L

Revision code

Figure 48. WLCSP49 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

MSv37851V1

7.2 UFQFPN48 package information

Pin 1 identifier laser marking area D Seating Detail Y D Exposed pad D2 area booooolooooob C 0.500x45° pin1 corner R 0.125 typ. Detail Z E2 00000000000 A0B9_ME_V3

Figure 49. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

Symphol		millimeters		inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236	
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020	
D	6.900	7.000	7.100	0.2717	0.2756	0.2795	
Е	6.900	7.000	7.100	0.2717	0.2756	0.2795	
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244	




Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data (continued)

Comple al		millimeters		inches ⁽¹⁾			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
Т	-	0.152	-	-	0.0060	-	
b	0.200	0.250	0.300	0.0079	0.0098	0.0118	
е	-	0.500	-	-	0.0197	-	
ddd	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 50. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat recommended footprint



1. Dimensions are in millimeters.

LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





Figure 54. LQFP64 marking example (top view)

^{1.} Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

7.4 LQFP100 package information

Figure 55. LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package outline



1. Drawing is not to scale.

47/

7.6 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 14: General operating conditions on page 59*.

The maximum chip-junction temperature, T_J max., in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (PD \max x \Theta_{JA})$

Where:

- $\bullet \qquad T_A \text{ max is the maximum ambient temperature in °C,}\\$
- Θ_{JA} is the package junction-to-ambient thermal resistance, in $^{\circ}$ C/W,
- PD max is the sum of P_{INT} max and $P_{I/O}$ max (PD max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
$\Theta_{\sf JA}$	Thermal resistance junction-ambient UFQFPN48	32	°C/W
	Thermal resistance junction-ambient WLCSP49	52	
	Thermal resistance junction-ambient LQFP64	50	
	Thermal resistance junction-ambient LQFP100	42	
	Thermal resistance junction-ambient UFBGA100	56	

Table 86. Package thermal characteristics

7.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.