



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	84MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SDIO, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	36
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-UFQFN Exposed Pad
Supplier Device Package	48-UFQFPN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f401ccu6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.11 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy at 25 °C. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 84 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 84 MHz while the maximum frequency of the high-speed APB domains is 84 MHz. The maximum allowed frequency of the low-speed APB domain is 42 MHz.

The devices embed a dedicated PLL (PLLI2S) which allows to achieve audio class performance. In this case, the  $I^2S$  master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

# 3.12 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The bootloader is located in system memory. It is used to reprogram the Flash memory by using either USART1(PA9/10), USART2(PD5/6), USB OTG FS in device mode (PA11/12) through DFU (device firmware upgrade), I2C1(PB6/7), I2C2(PB10/3), I2C3(PA8/PB4), SPI1(PA4/5/6/7), SPI2(PB12/13/14/15) or SPI3(PA15, PC10/11/12).

For more detailed information on the bootloader, refer to Application Note: AN2606, *STM32™ microcontroller system memory boot mode*.

# 3.13 Power supply schemes

- V<sub>DD</sub> = 1.7 to 3.6 V: external power supply for I/Os with the internal supervisor (POR/PDR) disabled, provided externally through V<sub>DD</sub> pins. Requires the use of an external power supply supervisor connected to the VDD and PDR\_ON pins.
- V<sub>DD</sub> = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.7 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively, with decoupling technique.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Refer to Figure 18: Power supply scheme for more details.



# 3.14 Power supply supervisor

#### 3.14.1 Internal reset ON

This feature is available for  $V_{DD}$  operating voltage range 1.8 V to 3.6 V.

The internal power supply supervisor is enabled by holding PDR\_ON high.

The devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes.

The devices remain in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for an external reset circuit.

The devices also feature an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.14.2 Internal reset OFF

This feature is available only on packages featuring the PDR\_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled by setting the PDR\_ON pin to low.

An external power supply supervisor should monitor  $V_{DD}$  and should maintain the device in reset mode as long as  $V_{DD}$  is below a specified threshold. PDR\_ON should be connected to this external power supply supervisor. Refer to *Figure 5: Power supply supervisor interconnection with internal reset OFF*.



Figure 5. Power supply supervisor interconnection with internal reset OFF<sup>(1)</sup>

1. The PRD\_ON pin is only available on the WLCSP49 and UFBGA100 packages.

DocID024738 Rev 6



# 3.15.1 Regulator ON

On packages embedding the BYPASS\_REG pin, the regulator is enabled by holding BYPASS\_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR is used in the nominal regulation mode (With different voltage scaling in Run)
   In Main regulator mode (MR mode), different voltage scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption.
- LPR is used in the Stop modes
   The LP regulator mode is configured by software when entering Stop mode.
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Depending on the package, one or two external ceramic capacitors should be connected on the V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> pins. The V<sub>CAP\_2</sub> pin is only available for the LQFP100 and UFBGA100 packages.

All packages have the regulator ON feature.

# 3.15.2 Regulator OFF

The Regulator OFF is available only on the UFBGA100, which features the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a V12 voltage source through  $V_{CAP-1}$  and  $V_{CAP-2}$  pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to *Table 14: General operating conditions*.

The two 2.2  $\mu$ F V<sub>CAP</sub> ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to *Figure 18: Power supply scheme*.

When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V12 logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.



# 3.19 Timers and watchdogs

The devices embed one advanced-control timer, seven general-purpose timers and two watchdog timers.

All timer counters can be frozen in debug mode.

*Table 4* compares the features of the advanced-control and general-purpose timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complemen- tary output	Max. interface clock (MHz)	Max. timer clock (MHz)
Advanced -control	TIM1	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	84	84
General purpose	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	42	84
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	42	84
	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	84	84
	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	84	84

 Table 4. Timer feature comparison

# 3.19.1 Advanced-control timers (TIM1)

The advanced-control timer (TIM1) can be seen as three-phase PWM generators multiplexed on 4 independent channels. It has complementary PWM outputs with programmable inserted dead times. It can also be considered as a complete general-purpose timer. Its 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output



	Pir	Nur	nber				re			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structu	Notes	Alternate functions	Additional functions
47	A6	63	99	-	VSS	S	-	-	-	-
-	B6	-	-	H3	PDR_ON	Ι	FT	-	-	-
48	A7	64	100	-	VDD	S	-	-	-	-

#### Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

1. Function availability depends on the chosen device.

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

 The speed should not exceed 2 MHz with a maximum load of 30 pF.
 These I/Os must not be used as a current source (e.g. to drive an LED).

Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F401xx reference manual.

4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).

If the device is delivered in an UFBGA100 and the BYPASS\_REG pin is set to VDD (Regulator off/internal reset ON mode), 5. then PA0 is used as an internal Reset (active low)



5

4
7
ω
б

Ta	able	9. /	Alternate	function	ma	apping	(C	ontinue	d)

		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	12C2/ 12C3	OTG1_FS		SDIO			
	PD0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD2	-	-	TIM3_ETR	-	-	-	-	-	-	-	-	-	SDIO_ CMD	-	-	EVENT OUT
	PD3	-	-	-	-	-	SPI2_SCK/ I2S2_CK	-	USART2_ CTS		-	-	-	-	-	-	EVENT OUT
	PD4	-	-	-	-	-	-	-	USART2_ RTS		-	-	-	-	-	-	EVENT OUT
	PD5	-	-	-	-	-	-	-	USART2_ TX	-	-	-	-	-	-	-	EVENT OUT
	PD6	-	-	-	-	-	SPI3_MOSI /I2S3_SD	-	USART2_ RX	-	-	-	-	-	-	-	EVENT OUT
ţD	PD7	-	-	-	-	-	-	-	USART2_ CK	-	-	-	-	-	-	-	EVENT OUT
Por	PD8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

STM32F401xB STM32F401xC

Pinouts and pin description

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 14	. General	operating	conditions
----------	-----------	-----------	------------

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
£		Power Scale3: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x01	0	-	60		
HCLK		Power Scale2: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x10	0	-	84	MHz	
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	-	42		
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	-	84		
V <sub>DD</sub>	Standard operating voltage		1.7 <sup>(1)</sup>	-	3.6		
V <sub>DDA</sub>	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as $\mathcal{V} = \begin{pmatrix} 4 \end{pmatrix}$	1.7 <sup>(1)</sup>	-	2.4		
(2)(3)	Analog operating voltage (ADC limited to 2.4 M samples)		2.4	-	3.6		
V <sub>BAT</sub>	Backup operating voltage		1.65	-	3.6		
	Regulator ON: 1.2 V internal	VOS[1:0] bits in PWR_CR register = 0x01 Max frequency 60 MHz	1.08 <sup>(5)</sup>	1.14 1.20 <sup>(5)</sup>		V	
V <sub>12</sub>	voltage on $V_{CAP_1}/V_{CAP_2}$ pins	VOS[1:0] bits in PWR_CR register = 0x10 Max frequency 84 MHz	1.20 <sup>(5)</sup>	1.26	1.32 <sup>(5)</sup>	v	
	Regulator OFF: 1.2 V external	Max. frequency 60 MHz.	1.1	1.14	1.2		
V <sub>12</sub>	voltage must be supplied on V <sub>CAP_1</sub> /V <sub>CAP_2</sub> pins	Max. frequency 84 MHz.	1.2	1.26	1.32		
	Input voltage on RST and FT	$2 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-0.3	-	5.5		
V <sub>IN</sub>	pins <sup>(6)</sup>	$V_{DD} \le 2 V$	-0.3	-	5.2		
	Input voltage on BOOT0 pin		0	-	9		
		UFQFPN48	-	-	625		
	Maximum allowed package	WLCSP49	-	-	385	mW	
PD	power dissipation for suffix 6	LQFP64	-	-	313		
		LQFP100	-	-	465		
		UFBGA100	-	-	323		



Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
TA	Ambient temperature for 6	Maximum power dissipation	-40	-	85			
	suffix version	Low power dissipation <sup>(8)</sup>	-40	-	105			
	Ambient temperature for 7	Maximum power dissipation	-40	-	105	•		
	suffix version	Low power dissipation <sup>(8)</sup>	-40	-	125			
TJ	lunction tomporature range	6 suffix version	-40	-	105			
		7 suffix version	-40	-	125	1		

Table 14. General operating conditions (continued)

1. V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).

2. When the ADC is used, refer to *Table 66: ADC characteristics*.

- 3. If  $V_{REF+}$  pin is present, it must respect the following condition:  $V_{DDA}-V_{REF+} < 1.2$  V.
- 4. It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and power-down operation.
- 5. Guaranteed by test in production
- 6. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
- 7. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ .
- 8. In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f <sub>Flashmax</sub> )	Maximum Flash memory access frequency with wait states <sup>(1)(2)</sup>	I/O operation	Clock output frequency on I/O pins <sup>(3)</sup>	Possible Flash memory operations				
V <sub>DD</sub> =1.7 to 2.1 V <sup>(4)</sup>	Conversion time up to 1.2 Msps	20 MHz <sup>(5)</sup>	84 MHz with 4 wait states	<ul> <li>No I/O compensation</li> </ul>	up to 30 MHz	8-bit erase and program operations only				
V <sub>DD</sub> = 2.1 to 2.4 V	Conversion time up to 1.2 Msps	22 MHz	84 MHz with 3 wait states	<ul> <li>No I/O compensation</li> </ul>	up to 30 MHz	16-bit erase and program operations				
V <sub>DD</sub> = 2.4 to 2.7 V	Conversion time up to 2.4 Msps	24 MHz	84 MHz with 3 wait states	<ul> <li>I/O compensation works</li> </ul>	up to 48 MHz	16-bit erase and program operations				
V <sub>DD</sub> = 2.7 to 3.6 V <sup>(6)</sup>	Conversion time up to 2.4 Msps	30 MHz	84 MHz with 2 wait states	<ul> <li>I/O compensation works</li> </ul>	- up to 84 MHz when $V_{DD}$ = 3.0 to 3.6 V - up to 48 MHz when $V_{DD}$ = 2.7 to 3.0 V	32-bit erase and program operations				

Table 15. Features depending on the operating power supply range



#### **Electrical characteristics**

- 1. Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
- 2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
- 3. Refer to *Table 56: I/O AC characteristics* for frequencies vs. external load.
- V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).
- 5. Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.
- The voltage range for the USB full speed embedded PHY can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

# 6.3.2 VCAP\_1/VCAP\_2 external capacitors

Stabilization for the main regulator is achieved by connecting 2 external capacitor  $C_{EXT}$  to the VCAP\_1 and VCAP\_2 pins. For packages supporting only 1 VCAP pin, the 2 CEXT capacitors are replaced by a single capacitor.

C<sub>EXT</sub> is specified in *Table 16*.



1. Legend: ESR is the equivalent series resistance.

# Table 16. VCAP\_1/VCAP\_2 operating conditions<sup>(1)</sup>

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor with available VCAP_1 and VCAP_2 pins	2.2 µF
ESR	ESR of external capacitor with available VCAP_1 and VCAP_2 pins	< 2 Ω

1. When bypassing the voltage regulator, the two 2.2  $\mu F$  V<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

# 6.3.3 Operating conditions at power-up/power-down (regulator ON)

Subject to general operating conditions for T<sub>A</sub>.

#### Table 17. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Мах	Unit	
4	V <sub>DD</sub> rise time rate	20	∞	ue//	
۷DD	V <sub>DD</sub> fall time rate	20	∞	μ5/ ν	



Table 25.	Typical and maximum current consumption in run mode, code with data processing
	(ART accelerator enabled with prefetch) running from Flash memory

		rameter Conditions	£		Max <sup>(1)</sup>				
Symbol	Parameter		'HCLK (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit	
			84	31.8	33	35	36		
			60	21.8	22	23	24		
	Supply current	all peripherals enabled <sup>(2)(3)</sup>	all peripherals enabled <sup>(2)(3)</sup>	40	16.0	17	18	19	
				30	12.9	14	15	16	
			20	10.4	11	12	13	m۸	
'DD	in <b>Run mode</b>	Run mode	84	21.2	22	23	24		
			60	15.0	16	17	18		
		External clock, all peripherals disabled <sup>(3)</sup>	40	10.9	12	13	14		
		- F. F	30	8.8	10	11	12		
			20	7.1	8	9	10		

1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

		Conditions	f <sub>HCLK</sub> (MHz)					
Symbol	Parameter			Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	16.2	17	18	19	
			60	10.7	11	12	13	
	Supply current in <b>Sleep</b> mode	External clock, all peripherals enabled <sup>(2)(3)</sup>	40	8.3	9	10	11	
			30	6.8	7	8	9	
			20	5.9	6	7	8	m۸
DD		ep mode	84	5.2	6	7	8	
			60	3.6	4	5	6	
		External clock, all peripherals disabled <sup>(3)(4)</sup>	40	2.9	3	4	5	
			30	2.6	3	4	5	
			20	2.6	3	4	5	

#### Table 26. Typical and maximum current consumption in Sleep mode

1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

4. Same current consumption for  $f_{\mathsf{HCLK}}$  at 30 MHz and 20 MHz due to VCO running slower at 30 MHz.

DocID024738 Rev 6





Figure 26. ACC<sub>HSI</sub> versus temperature

1. Guaranteed by characterization.

# Low-speed internal (LSI) RC oscillator

Table 40.	LSI	oscillator	characteristics	(1	)
-----------	-----	------------	-----------------	----	---

Symbol	Parameter	Min	Тур	Мах	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	17	32	47	kHz
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	15	40	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	_	0.4	0.6	μA

1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Guaranteed by characterization.

3. Guaranteed by design.



Symbol	Boromotor	Conditiono	Min(1)	Tun	, Max(1)	Unit
Symbol	Farailleter	Conditions	WIII <sup>(</sup> )	тур	Wax' '	Unit
V <sub>prog</sub>	Programming voltage		2.7	-	3.6	V
V <sub>PP</sub>	V <sub>PP</sub> voltage range		7	-	9	V
I <sub>PP</sub>	Minimum current sunk on the V <sub>PP</sub> pin		10	-	-	mA
t <sub>VPP</sub> <sup>(3)</sup>	Cumulative time during which $V_{PP}$ is applied		-	-	1	hour

Table 46. Flash memory programming with V<sub>PP</sub> voltage (continued)

1. Guaranteed by design.

2. The maximum programming time is measured after 100K erase operations.

3.  $V_{PP}$  should only be connected during programming/erasing.

Symbol	Paramatar	Conditions	Value	Unit
Symbol	Falameter	Conditions	Min <sup>(1)</sup>	Onit
N <sub>END</sub>	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10	kcycles
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	
t <sub>RET</sub> Data retention		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Years
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20	

#### Table 47. Flash memory endurance and data retention

1. Guaranteed by characterization.

2. Cycling performed over the whole temperature range.

# 6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 48*. They are based on the EMS levels and classes defined in application note AN1709.



#### **Electrical characteristics**

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	25	
	f	Maximum fraguana $u^{(3)}$	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	12.5	
	Imax(IO)out		C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	50	
01			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	20	
UT			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥2.7 V	-	-	10	
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	20	20
	t <sub>r(IO)out</sub>	level rise time	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	6	115
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	10	
			C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	50 <sup>(4)</sup>	
	f <sub>max(IO)out</sub>	ax(IO)out Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	25	MHz
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	100 <sup>(4)</sup>	
10			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	50 <sup>(4)</sup>	
10	<sup>t</sup> f(IO)out <sup>/</sup> <sup>t</sup> r(IO)out		C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	6	
		f(IO)out <sup>/</sup> Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	10	ns
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	4	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	6	
			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	100 <sup>(4)</sup>	
	F	Maximum fraguena (3)	C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	50 <sup>(4)</sup>	N411-
	Fmax(IO)out	Maximum requency	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	180 <sup>(4)</sup>	MHZ
11			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	100 <sup>(4)</sup>	
11			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	4	
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	6	20
	t <sub>r(IO)out</sub>	level rise time	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	2.5	ns
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	4	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10	-	-	ns

Table 56. I/O AC characteristics <sup>(1)(2)</sup> (	(continued)
--	-------------

1. Guaranteed by characterization.

2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.

3. The maximum frequency is defined in *Figure 31*.

4. For maximum frequencies above 50 MHz and  $V_{DD}$  > 2.4 V, the compensation cell should be used.









# I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in *Table 62* for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Symbol	Parameter	Conditions	Min	Мах	Unit
f <sub>MCK</sub>	I2S Main clock output	-	256x8K	256xFs <sup>(2)</sup>	MHz
f	128 clock frequency	Master data: 32 bits	-	64xFs	
<sup>I</sup> CK	125 Clock frequency	Slave data: 32 bits	-	64xFs	
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver	30	70	%
t <sub>v(WS)</sub>	WS valid time	Master mode	0	6	
t <sub>h(WS)</sub>	WS hold time	Master mode	0	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	1	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
t <sub>su(SD_MR)</sub>	Data input actur timo	Master receiver	7.5	-	
t <sub>su(SD_SR)</sub>		Slave receiver	2	-	ns
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	0	-	
t <sub>h(SD_SR)</sub>		Slave receiver	0	-	
t <sub>v(SD_ST)</sub>		Slave transmitter (after enable edge)	-	27	
t <sub>h(SD_ST)</sub>	Data output valid time				
t <sub>v(SD_MT)</sub>		Master transmitter (after enable edge)	-	20	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	2.5	-	

Table 6	52. I <sup>2</sup> S	dynamic	characteristics <sup>(1)</sup>
---------	----------------------	---------	--------------------------------

1. Guaranteed by characterization.

2. The maximum value of 256xFs is 42 MHz (APB1 maximum frequency).

Note:

Refer to the I2S section of the reference manual for more details on the sampling frequency  $(F_{S})$ .

 $f_{MCK}$ ,  $f_{CK}$ , and  $D_{CK}$  values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision.  $D_{CK}$  depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2\*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2\*I2SDIV+ODD).  $F_S$  maximum value is supported for each mode/condition.





Figure 43. Power supply and reference decoupling (V<sub>REF+</sub> connected to V<sub>DDA</sub>)

 $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA100.  $V_{REF+}$  is also available on LQFP100. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ . 1.

#### 6.3.21 **Temperature sensor characteristics**

Table 72	. Temperature	sensor	characteristics
----------	---------------	--------	-----------------

Symbol	Parameter		Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	-	2.5	-	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25 °C	-	0.76	-	V
t <sub>START</sub> <sup>(2)</sup>	Startup time	-	6	10	μs
T <sub>S_temp</sub> <sup>(2)</sup>	ADC sampling time when reading the temperature (1 °C accuracy)	10	-	-	μs

1. Guaranteed by characterization.

2. Guaranteed by design.

Table 73. Temperature sensor calibration values				
I	Parameter	Memory ad		

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, $V_{DDA}$ = 3.3 V	0x1FFF 7A2C - 0x1FFF 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C, $V_{DDA}$ = 3.3 V	0x1FFF 7A2E - 0x1FFF 7A2F



Symbol	millimeters			inches <sup>(1)</sup>				
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.		
А	-	-	1.60	-	-	0.063		
A1	0.050	-	0.150	0.002	-	0.0059		
A2	1.350	1.40	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	15.800	16.000	16.200	0.622	0.6299	0.6378		
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591		
D3	-	12.000	-	-	0.4724	-		
E	15.800	16.000	16.200	0.622	0.6299	0.6378		
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591		
E3	-	12.000	-	-	0.4724	-		
е	-	0.500	-	-	0.0197	-		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
К	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°		
ссс		0.080		0.0031				

#### Table 83. LQPF100- 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



#### Figure 56. LQFP100 recommended footprint

1. Dimensions are in millimeters.



#### **UFBGA100** device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



# 8 Part numbering

#### Table 87. Ordering information scheme

Example:	STM32	F	401	С	С	Т	6	xxx
Device family								
STM32 = ARM-based 32-bit microcontroller								
Product type								
F = General-purpose								
Device subfamily								
401: 401 family								
Pin count								
C = 48/49 pins								
R = 64 pins								
V = 100 pins								
Flash memory size								
B = 128 Kbytes of Flash memory								
C = 256 Kbytes of Flash memory								
Package								
H = UFBGA								
T = LQFP								
U = UFQFPN								
Y = WLCSP								
Temperature range								
6 = Industrial temperature range, -40 to 85 °C								
7 = Industrial temperature range, -40 to 105 °C								
Packing								

TR = tape and reel

TT = tape and reel for WLCSP as per PCN9547<sup>(1)</sup>

No character = tray or tube

1. To get this document, please contact your nearest ST Sales Office.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

DocID024738 Rev 6

