

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	84MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SDIO, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	36
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	49-UFBGA, WLCSP
Supplier Device Package	49-WLCSP
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f401ccy6btr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		3.19.3	Independent watchdog	. 27
		3.19.4	Window watchdog	. 27
		3.19.5	SysTick timer	. 28
	3.20	Inter-in	tegrated circuit interface (I2C)	. 28
	3.21	Univers	sal synchronous/asynchronous receiver transmitters (USART) .	. 28
	3.22	Serial p	peripheral interface (SPI)	. 29
	3.23	Inter-in	tegrated sound (I <sup>2</sup> S)	. 29
	3.24	Audio F	PLL (PLLI2S)	. 29
	3.25	Secure	e digital input/output interface (SDIO)	. 30
	3.26	Univers	sal serial bus on-the-go full-speed (OTG_FS)	. 30
	3.27	Genera	al-purpose input/outputs (GPIOs)	. 30
	3.28	Analog	-to-digital converter (ADC)	. 30
	3.29	Tempe	rature sensor	. 31
	3.30	Serial v	wire JTAG debug port (SWJ-DP)	. 31
	3.31	Embed	lded Trace Macrocell™	. 31
4	Pino	uts and	pin description	. 32
5	Mem	ory map	pping	50
5 6	Mem Elect	ory map rical ch	pping	50 54
5 6	Mem Elect	ory map trical ch Paramo	pping	50 54
5 6	Mem Elect 6.1	ory map trical ch Parame 6.1.1	pping	50 54 54 54
5 6	Mem Elect 6.1	ory map trical ch Parame 6.1.1 6.1.2	pping	50 54 54 54 54
5	Mem Elect 6.1	ory map trical ch Parame 6.1.1 6.1.2 6.1.3	pping         naracteristics         eter conditions         Minimum and maximum values         Typical values         Typical curves	50 54 54 54 54 54
5	Mem Elect 6.1	ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4	pping         naracteristics         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor	50 54 54 54 54 54 54
5	Mem Elect	ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	pping         naracteristics         eter conditions         Minimum and maximum values         Typical values         Typical values         Loading capacitor         Pin input voltage	50 54 54 54 54 54 54 54 55
5	Mem Elect 6.1	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	pping         naracteristics         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme	50 54 54 54 54 54 54 54 55 55 56
5	Mem Elect 6.1	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	pping         naracteristics         eter conditions         minimum and maximum values         Typical values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme         Current consumption measurement	50 54 54 54 54 54 54 55 55 55 56 57
5	Mem Elect 6.1	ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu	pping         naracteristics         eter conditions         minimum and maximum values         Typical values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme         Current consumption measurement         te maximum ratings	50 54 54 54 54 54 54 55 55 56 55 57
5	Mem Elect 6.1 6.2 6.3	ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat	pping         naracteristics         eter conditions         minimum and maximum values         Typical values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme         Current consumption measurement         te maximum ratings         ing conditions	50 54 54 54 54 54 54 54 55 56 57 57 57 59
5	Mem Elect 6.1 6.2 6.3	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolur Operat 6.3.1	pping         naracteristics         eter conditions         Minimum and maximum values         Typical values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme         Current consumption measurement         te maximum ratings         ing conditions         General operating conditions	50 54 54 54 54 54 54 54 54 55 55 55 57 57 57 57 59 . 59
5	Mem Elect 6.1 6.2 6.3	ory map rical ch Paramo 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2	pping         maracteristics         eter conditions         minimum and maximum values         Typical values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme         Current consumption measurement         te maximum ratings         ing conditions         General operating conditions         VCAP_1/VCAP_2 external capacitors	50 54 54 54 54 54 54 55 55 56 57 57 57 59 59 59 59 61
5	<b>Mem</b> <b>Elect</b> 6.1 6.2 6.3	ory map trical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operat 6.3.1 6.3.2 6.3.3	pping         naracteristics         eter conditions         Minimum and maximum values         Typical values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme         Current consumption measurement         te maximum ratings         ing conditions         General operating conditions         VCAP_1/VCAP_2 external capacitors         Operating conditions at power-up/power-down (regulator ON)	50 54 54 54 54 54 54 55 55 57 57 57 59 59 61 . 61
5	Mem Elect 6.1 6.2 6.3	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolur Operat 6.3.1 6.3.2 6.3.3 6.3.4	pping         maracteristics         eter conditions         Minimum and maximum values         Typical values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme         Current consumption measurement         te maximum ratings         ing conditions         VCAP_1/VCAP_2 external capacitors         Operating conditions at power-up/power-down (regulator OFF)	50 54 54 54 54 54 54 55 55 55 57 57 57 57 57 59 . 59 . 61 . 62
5	Mem Elect 6.1 6.2 6.3	ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolur Operat 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5	pping         maracteristics         eter conditions         Minimum and maximum values         Typical values         Typical curves         Loading capacitor         Pin input voltage         Power supply scheme         Current consumption measurement         te maximum ratings         ing conditions         General operating conditions         VCAP_1/VCAP_2 external capacitors         Operating conditions at power-up/power-down (regulator ON)         Operating conditions at power-up / power-down (regulator OFF)	50 54 54 54 54 54 54 54 55 55 55 57 57 57 57 57 57 59 61 61 61 62 62

DocID024738 Rev 6





Figure 3. STM32F401xB/STM32F401xC block diagram

1. The timers connected to APB2 are clocked from TIMxCLK up to 84 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 42 MHz.



### 3.4 Embedded Flash memory

The devices embed up to 256 Kbytes of Flash memory available for storing programs and data.

# 3.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

# 3.6 Embedded SRAM

All devices embed:

 Up to 64 Kbytes of system SRAM which can be accessed (read/write) at CPU clock speed with 0 wait states

### 3.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.







# 3.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I<sup>2</sup>S
- I<sup>2</sup>C
- USART
- General-purpose, basic and advanced-control timers TIMx
- SD/SDIO/MMC host interface
- ADC

# 3.9 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 62 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4 with FPU.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

# 3.10 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 21 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 81 GPIOs can be connected to the 16 external interrupt lines.

DocID024738 Rev 6



44/135

AF00

SYS\_AF

-

-

-

Port

PA0

PA1

PA2

AF01

TIM1/TIM2

TIM2\_CH1/ TIM2\_ETR

TIM2\_CH2

TIM2\_CH3

AF02

TIM3/

TIM4/ TIM5

TIM5\_CH1

TIM5\_CH2

TIM5\_CH3

AF03

TIM9/

TIM10/

TIM11

-

-

TIM9\_CH1

AF04

I2C1/I2C2/

12C3

-

-

-

AF05

SPI1/SPI2/

I2S2/SPI3/

12S3/SPI4

-

-

-

DocID024738 Rev 6

PA3	-	TIM2_CH4	TIM5_CH4	TIM9_CH2	-		-	USART2_ RX	-
PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-
PA5	-	TIM2_CH1/ TIM2_ETR	-	-	-	SPI1_SCK	-	-	-
PA6	-	TIM1_BKIN	TIM3_CH1	-	-	SPI1_ MISO	-	-	-
PA7	-	TIM1_CH1N	TIM3_CH2	-	-	SPI1_ MOSI	-	-	-
PA8	MCO_1	TIM1_CH1	-	-	I2C3_SCL	-	-	USART1_ CK	-
PA9	-	TIM1_CH2	-	-	I2C3_ SMBA	-	-	USART1_ TX	-
PA10	-	TIM1_CH3	-	-	-	-	-	USART1_ RX	-
PA11	-	TIM1_CH4	-	-	-	-	-	USART1_ CTS	USART6_ TX
PA12	-	TIM1_ETR	-	-	-	-	-	USART1_ RTS	USART6_ RX
PA13	JTMS_ SWDIO	-	-	-	-	-	-	-	-
PA14	JTCK_ SWCLK	-	-	-	-	-	-	-	-
PA15	JTDI	TIM2_CH1/ TIM2_ETR	-	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	-	-

Table 9. Alternate function mapping

AF06

SPI2/I2S2/

SPI3/ 12S3

-

-

.

AF07

SPI3/I2S3/

USART1/

USART2

USART2\_

CTS

USART2\_

RTS

USART2\_

ΤХ

AF08

USART6

-

-

-

AF09

I2C2/

12C3

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

AF10

OTG1\_FS

-

-

-

-

-

-

-

-

OTG\_FS\_ SOF

OTG\_FS\_ VBUS

OTG\_FS\_I D

OTG\_FS\_

DM

OTG\_FS\_ DP

-

-

-

AF11

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

-

AF12 AF13 AF14

-

-

-

-

-

-

-

\_

---

-

-

-

-

-

-

\_

\_

.

-

-

-

-

-

-

-

-

SDIO

-

-

-

-

-

-

-

-

-

-

-

-

-

-

# Pinouts and pin description

AF15

EVENT

OUT

EVENT

OUT

EVENT

OUT

OUT

OUT

OUT

OUT EVENT

OUT

EVENT

OUT

EVENT

OUT

EVENT

OUT

EVENT

OUT

EVENT

OUT

OUT EVENT

OUT

EVENT

OUT

# STM32F401xB STM32F401xC

#### 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

 iano ioi oporating contaitone at ponor up / ponor down (regulator or r)									
Symbol	Parameter	Conditions	Min	Max	Unit				
t	V <sub>DD</sub> rise time rate	Power-up	20	8					
۷DD	V <sub>DD</sub> fall time rate	Power-down	20	8	ue//				
+	$V_{CAP\_1}$ and $V_{CAP\_2}$ rise time rate	Power-up	20	8	μον				
<sup>I</sup> VCAP	$V_{CAP\_1}$ and $V_{CAP\_2}$ fall time rate	Power-down	20	8					

Subject to general operating conditions for T<sub>A</sub>.

#### Table 18. Operating conditions at power-up / power-down (regulator OFF)<sup>(1)</sup>

To reset the internal logic at power-down, a reset must be applied on pin PA0 when V<sub>DD</sub> reach below 1.08 V.

Note: This feature is only available for UFBGA100 package.

#### 6.3.5 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage @ 3.3V.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19		
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08		
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37		
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25		
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51		
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39		
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65		
M	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	V	
VPVD		PLS[2:0]=100 (rising edge)	2.70	2.76	2.82		
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71		
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99		
		PLS[2:0]=101 (falling edge)	2.65	2.84	2.92		
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10		
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99		
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21		
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09		
V <sub>PVDhyst</sub> <sup>(2)</sup>	PVD hysteresis		-	100	-	mV	
VDOD/DDD	Power-on/power-down	Falling edge	1.60 <sup>(1)</sup>	1.68	1.76	- V	
V <sub>POR</sub> /PDR	reset threshold	Rising edge	1.64	1.72	1.80		

#### Table 19. Embedded reset and power control block characteristics



Table 23. Typical and maximum current consumption in run mode, code with data proc	cessing
(ART accelerator enabled except prefetch) running from Flash memory - V <sub>DD</sub> = 3.	3 V

Symbol Parameter			£		Max <sup>(1)</sup>			
	Parameter	Conditions	'HCLK (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	22.5	23	24	25	
			60	14.8	16	17	18	
	Supply current	External clock, all peripherals enabled <sup>(2)(3)</sup>	40	11.0	12	13	14	-
			30	8.9	10	11	12	
			20	7.3	8	9	10	m۸
'DD	in <b>Run mode</b>		84	11.8	13	14	15	
			60	7.9	9	10	11	
		External clock, all peripherals disabled <sup>(3)</sup>	40	5.8	7	8	9	
			30	4.8	6	7	8	
			20	4.0	5	6	7	

1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

# Table 24. Typical and maximum current consumption in run mode, code with data processing(ART accelerator disabled) running from Flash memory

Symbol			f <sub>HCLK</sub> (MHz)		Max <sup>(1)</sup>			
	Parameter	Conditions		Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	30.6	32	34	35	
			60	21.4	22	24	25	]
		External clock, all peripherals enabled <sup>(2)(3)</sup>	40	15.6	16	17	18	]
			30	12.7	13	14	15	
I	Supply current		20	10.0	11	12	13	mA
'DD	in <b>Run mode</b>		84	19.9	21	23	25	
			60	14.6	15	16	17	1
		External clock, all peripherals disabled <sup>(3)</sup>	40	10.4	11	12	13	
			30	8.6	9	10	11	]
			20	6.7	7	8	9	

1. Guaranteed by characterization, unless otherwise specified.

2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.



#### **On-chip peripheral current consumption**

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The ART accelerator is ON.
- Voltage Scale 2 mode selected, internal digital voltage V12 = 1.26 V.
- HCLK is the system clock at 84 MHz. f<sub>PCLK1</sub> = f<sub>HCLK</sub>/2, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>.
   The given value is calculated by measuring the difference of current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- Ambient operating temperature is 25 °C and V<sub>DD</sub>=3.3 V.

Peripheral		I <sub>DD</sub> (typ)	Unit
	GPIOA	1.55	
	GPIOB	1.55	
	GPIOC	1.55	
	GPIOD	1.55	
AHB1 (up to 84MHz)	GPIOE	1.55	μA/MHz
	GPIOH	1.55	
	CRC	0.36	
	DMA1	20.24	
	DMA2	21.07	
	TIM2	11.19	
	TIM3	8.57	
	TIM4	8.33	
	TIM5	11.19	
	PWR	0.71	
APB1	USART2	3.33	
(up to 42MHz)	I2C1/2/3	3.10	
	SPI2 <sup>(1)</sup>	2.62	
	SPI3 <sup>(1)</sup>	2.86	
	I2S2	1.90	
	I2S3	1.67	]
	WWDG	0.71	
AHB2 (up to 84MHz)	OTG_FS	23.93	µA/MHz

#### Table 33. Peripheral current consumption



series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.





1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 38*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>F</sub>	Feedback resistor		-	18.4	-	MΩ
I <sub>DD</sub>	LSE current consumption		-	-	1	μA
G <sub>m</sub> _crit_max	Maximum critical crystal g <sub>m</sub>	Startup	-	-	0.56	μA/V
t <sub>SU(LSE)</sub> <sup>(2)</sup>	startup time	$V_{DD}$ is stabilized	-	2	-	S

Table 38. LSE oscillator characteristics (f<sub>LSE</sub> = 32.768 kHz) <sup>(1)</sup>

1. Guaranteed by design.

 t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is guaranteed by characterization. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

*Note:* For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.





Figure 25. Typical application with a 32.768 kHz crystal

#### 6.3.9 Internal clock source characteristics

The parameters given in *Table 39* and *Table 40* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

#### High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	-	-	16	-	MHz
	HSI user trimming step <sup>(2)</sup>	-	-	-	1	%
ACC		$T_A = -40$ to 105 °C <sup>(3)</sup>	-8	-	4.5	%
ACCHSI	Accuracy of the HSI oscillator	$T_A = -10$ to 85 °C <sup>(3)</sup>	-4	-	4	%
		$T_A = 25 \ ^{\circ}C^{(4)}$	-1	-	1	%
t <sub>su(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time	-	-	2.2	4	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption	-	-	60	80	μA

Table 39. HSI oscillator characteristics <sup>(1)</sup>

1.  $V_{DD}$  = 3.3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization.

4. Factory calibrated, parts not soldered.





Figure 26. ACC<sub>HSI</sub> versus temperature

1. Guaranteed by characterization.

#### Low-speed internal (LSI) RC oscillator

Table 40.	LSI	oscillator	characteristics	(1	)
-----------	-----	------------	-----------------	----	---

Symbol	Parameter	Min	Тур	Мах	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	17	32	47	kHz
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	15	40	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	0.4	0.6	μA

1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Guaranteed by characterization.

3. Guaranteed by design.





Figure 27. ACC<sub>LSI</sub> versus temperature

#### 6.3.10 PLL characteristics

The parameters given in *Table 41* and *Table 42* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>PLL_IN</sub>	PLL input clock <sup>(1)</sup>			0.95 <sup>(2)</sup>	1	2.10	MHz
f <sub>PLL_OUT</sub>	PLL multiplier output clock			24	-	84	MHz
f <sub>PLL48_</sub> OUT	48 MHz PLL multiplier output clock			-	48	75	MHz
f <sub>VCO_OUT</sub>	PLL VCO output				-	432	MHz
t <sub>LOCK</sub>	PLL lock time	VCO freq = 192 MHz		75	-	200	μs
		VCO freq = 432 MHz		100	-	300	
Jitter <sup>(3)</sup>	Cycle-to-cycle jitter		RMS	-	25	-	
		System clock	peak to peak	-	±150	-	<b>D</b> C
		84 MHz	RMS	-	15	-	μs
	Period Jitter		peak to peak	-	±200	-	

Table 41. Main PLL characteristics	Fable 41. Main PLL charad	cteristics
------------------------------------	---------------------------	------------



Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	μs
		Program/erase parallelism (PSIZE) = x 8	-	400	800	
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	300	600	ms
		Program/erase parallelism (PSIZE) = x 32	-	250	500	
		Program/erase parallelism (PSIZE) = x 8	-	1200	2400	
t <sub>erase64kb</sub>	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 16	- 700 1400		1400	ms
		Program/erase parallelism (PSIZE) = x 32	-	550	1100	
		Program/erase parallelism (PSIZE) = x 8	-	2	4	
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	use time Program/erase parallelism (PSIZE) = x 16 - 1.3		1.3	2.6	s
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
		Program/erase parallelism (PSIZE) = x 8	-	4	8	
t <sub>ME</sub>	Mass erase time	Program/erase parallelism (PSIZE) = x 16	<sup>n</sup> - 2.75 5.5		5.5	s
		Program/erase parallelism (PSIZE) = x 32	-	2	4	
		32-bit program operation	2.7	-	3.6	V
V <sub>prog</sub>	Programming voltage	16-bit program operation	2.1	-	3.6	V
F * 3		8-bit program operation	1.7	-	3.6	V

Table 45. Flash memory programming

1. Guaranteed by characterization.

2. The maximum programming time is measured after 100K erase operations.

Table 46. Flash memo	ry progran	nming with	V <sub>PP</sub> voltage
----------------------	------------	------------	-------------------------

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Double word programming		-	16	100 <sup>(2)</sup>	μs
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time	T <sub>A</sub> = 0 to +40 °C	-	230	-	
t <sub>ERASE64KB</sub>	Sector (64 KB) erase time	V <sub>DD</sub> = 3.3 V	-	490	-	ms
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	V <sub>PP</sub> = 8.5 V	-	875	-	
t <sub>ME</sub>	Mass erase time		-	1.750	-	S



#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit	
				25/84 MHz		
		Peak level $V_{DD} = 3.3 \text{ V}, \text{ T}_{A} = 25 \text{ °C}, \text{ conforming to}$ IEC61967-2	0.1 to 30 MHz	-6		
S <sub>EMI</sub> Peak lev	Poak loval		30 to 130 MHz	-6	dBµV	
	Feak level		130 MHz to 1 GHz	-10		
			SAE EMI Level	1.5	-	

#### Table 49. EMI characteristics for WLCSP49

#### Table 50. EMI characteristics for LQFP100

Symbol	Parameter Conditions Moni frequen		Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit	
				25/84 MHz		
		Peak level $V_{DD} = 3.3 \text{ V}, \text{ T}_{A} = 25 \text{ °C}, \text{ conforming to}$ IEC61967-2	0.1 to 30 MHz	18		
S <sub>EMI</sub> Peak lev	Doak lovel		30 to 130 MHz	23	dBµV	
			130 MHz to 1 GHz	12		
			SAE EMI Level	3.5	-	

#### 6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts  $\times$  (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.







#### 6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$  (see *Table 54*).

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under the ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 14*. Refer to *Table 54: I/O static characteristics* for the values of VIH and VIL for NRST pin.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(1)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(2)</sup>	NRST Input filtered pulse		-	-	100	ns
V <sub>NF(NRST)</sub> <sup>(2)</sup>	NRST Input not filtered pulse	V <sub>DD</sub> > 2.7 V	300	-	-	ns
T <sub>NRST_OUT</sub>	Generated reset pulse duration	Internal Reset source	20	-	-	μs

Table 57. NRST pin characteristics

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

2. Guaranteed by design.







- 1. See also Table 68.
- 2. Example of an actual transfer curve.
- 3. Ideal transfer curve.
- End point correlation line. 4.

 $E_T$  = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one. 5.

ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.

EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.





- Refer to Table 66 for the values of RAIN, RADC and CADC. 1.
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high  $C_{parasitic}$  value downgrades conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced. 2.



#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 42* or *Figure 43*, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.





1.  $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA100.  $V_{REF+}$  is also available on LQFP100. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .



# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 7.1 WLCSP49 2.965x2.965 mm package information



Figure 46. WLCSP49 - 0.4 mm pitch wafer level chip scale package outline

1. Drawing is not to scale.



DocID024738 Rev 6

# 7.2 UFQFPN48 package information

Figure 49. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline



1. Drawing is not to scale.

- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch
quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
A	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244



Date	Revision	Changes
16-May-2014	4	Change $V_{DD}/V_{DDA}$ minimum value to 1.7 V. Changed number of EXTI lines in Section 3.10: External interrupt/event controller (EXTI). Updated Figure 18: Power supply scheme. Updated Table 11: Voltage characteristics, Table 12: Current characteristics and Table 14: General operating conditions. Added note 4. in Table 26: Typical and maximum current consumption in Sleep mode. Updated typical values at $T_A = 25$ °C in Table 27: Typical and maximum current consumptions in Stop mode - $V_{DD}$ =1.8 V. Updated SDIO current consumption in Table 33: Peripheral current consumption. Updated Table 54: I/O static characteristics, Table 56: I/O AC characteristics and added Figure 30: FT I/O input characteristics. Updated Table 55: Output voltage characteristics. Updated Table 53: I/O current injection susceptibility and Table 57: NRST pin characteristics. Updated Table 61: SPI dynamic characteristics. Updated package dimensions in Section 7.1 title. Added note below engineering sample marking schematics. Updated UFBGA100 Thermal resistance in Table 86: Package thermal characteristics.

Table 88. Document revision history (continued)	Table 88	. Document re	vision hi	story (coi	ntinued)
---	----------	---------------	-----------	------------	----------

