



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	84MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SDIO, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	36
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	96K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	49-UFBGA, WLCSP
Supplier Device Package	49-WLCSP (2.97x2.97)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f401cey6btr

		3.19.3	Independent watchdog	27
		3.19.4	Window watchdog	27
		3.19.5	SysTick timer	28
	3.20	Inter-in	tegrated circuit interface (I2C)	. 28
	3.21	Univers	sal synchronous/asynchronous receiver transmitters (USART) .	. 28
	3.22	Serial p	peripheral interface (SPI)	. 29
	3.23	Inter-in	tegrated sound (I <sup>2</sup> S)	. 29
	3.24	Audio F	PLL (PLLI2S)	. 29
	3.25	Secure	digital input/output interface (SDIO)	. 30
	3.26	Univers	sal serial bus on-the-go full-speed (OTG_FS)	. 30
	3.27	Genera	al-purpose input/outputs (GPIOs)	. 30
	3.28	Analog-	-to-digital converter (ADC)	. 30
	3.29	Temper	rature sensor	. 31
	3.30	Serial v	vire JTAG debug port (SWJ-DP)	. 31
	3.31		ded Trace Macrocell™	
4	Pino	uts and	pin description	. 32
5	Mam	orv mar	oning	50
5	Mem	ory map	oping	. 50
5 6			oping	
		rical ch		. 54
	Elect	rical ch	aracteristics	<b>. 54</b> . 54
	Elect	rical ch Parame	aracteristics	<b>. 54</b> . 54 54
	Elect	rical ch Parame 6.1.1	aracteristics eter conditions	. <b>54</b> . 54 54
	Elect	rical ch Parame 6.1.1 6.1.2	aracteristics	. <b>54</b> . 54 . 54 . 54
	Elect	rical ch Parame 6.1.1 6.1.2 6.1.3	aracteristics	. <b>54</b> . 54 . 54 . 54 . 54
	Elect	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4	aracteristics	. <b>54</b> . 54 . 54 . 54 . 54 . 54
	Elect	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage	. <b>54</b> . 54 . 54 . 54 . 54 . 54 . 55
	Elect	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme	. <b>54</b> . 54 . 54 . 54 . 54 . 55 . 56
	<b>Elect</b> 6.1	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement	. <b>54</b> 54 54 54 55 56 57 57
	<b>Elect</b> 6.1	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement te maximum ratings	. <b>54</b> 54 54 54 55 56 57 57 59
	<b>Elect</b> 6.1	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut	aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement the maximum ratings ing conditions	. <b>54</b> 54 54 54 55 56 57 59 59
	<b>Elect</b> 6.1	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings  ing conditions  General operating conditions	. <b>54</b> . 54 . 54 . 54 . 55 . 56 . 57 . 57 . 59
	<b>Elect</b> 6.1	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 6.3.2	aracteristics eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings  ing conditions  General operating conditions  VCAP_1/VCAP_2 external capacitors	. <b>54</b> . 54 . 54 . 54 . 55 . 56 . 57 . 57 . 59 . 61
	<b>Elect</b> 6.1	rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 6.3.2 6.3.3	aracteristics  eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings  ing conditions  General operating conditions  VCAP_1/VCAP_2 external capacitors  Operating conditions at power-up/power-down (regulator ON)	. 54 . 54 . 54 . 54 . 55 . 56 . 57 . 59 . 61 . 62



# List of tables

Table 1.	Device summary	1
Table 2.	STM32F401xB/C features and peripheral counts	
Table 3.	Regulator ON/OFF and internal power supply supervisor availability	24
Table 4.	Timer feature comparison	
Table 5.	Comparison of I2C analog and digital filters	
Table 6.	USART feature comparison	
Table 7.	Legend/abbreviations used in the pinout table	
Table 8.	STM32F401xB/STM32F401xC pin definitions	
Table 9.	Alternate function mapping	
Table 10.	STM32F401xB/STM32F401xC	•
. 45.6	register boundary addresses	51
Table 11.	Voltage characteristics	
Table 12.	Current characteristics	
Table 13.	Thermal characteristics.	
Table 14.	General operating conditions	
Table 15.	Features depending on the operating power supply range	
Table 16.	VCAP_1/VCAP_2 operating conditions	
Table 17.	Operating conditions at power-up / power-down (regulator ON)	
Table 18.	Operating conditions at power-up / power-down (regulator OFF)	
Table 19.	Embedded reset and power control block characteristics	
Table 20.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM - V <sub>DD</sub> =1.8V	64
Table 21.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM	65
Table 22.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled except prefetch) running from Flash memory- V <sub>DD</sub> = 1.8 V	65
Table 23.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled except prefetch) running from Flash memory - V <sub>DD</sub> = 3.3 V	66
Table 24.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator disabled) running from Flash memory	66
Table 25.	Typical and maximum current consumption in run mode, code with data processing	
	(ART accelerator enabled with prefetch) running from Flash memory	67
Table 26.	Typical and maximum current consumption in Sleep mode	
Table 27.	Typical and maximum current consumptions in Stop mode - V <sub>DD</sub> =1.8 V	
Table 28.	Typical and maximum current consumption in Stop mode - V <sub>DD</sub> =3.3 V	
Table 29.	Typical and maximum current consumption in Standby mode - V <sub>DD</sub> =1.8 V	68
Table 30.	Typical and maximum current consumption in Standby mode - V <sub>DD</sub> =3.3 V	69
Table 31.	Typical and maximum current consumptions in V <sub>BAT</sub> mode	69
Table 32.	Switching output I/O current consumption	
Table 33.	Peripheral current consumption	72
Table 34.	Low-power mode wakeup timings <sup>(1)</sup>	. 73
Table 35.	High-speed external user clock characteristics	
Table 36.	Low-speed external user clock characteristics	. 75
Table 37.	HSE 4-26 MHz oscillator characteristics	
Table 38.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	. 77
Table 39.	HSI oscillator characteristics	
Table 40.	LSI oscillator characteristics	79
Table 41	Main PLL characteristics	മറ



Figure 47.	WLCSP49 0.4 mm pitch wafer level chip scale recommended footprint	
Figure 48.	WLCSP49 marking example (package top view)	116
Figure 49.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch	
	quad flat package outline	117
Figure 50.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch	
	quad flat recommended footprint	118
Figure 51.	UFQFPN48 marking example (top view)	
Figure 52.	LQFP64 - 64-pin, 10 x 10 mm, 64-pin low-profile quad flat package outline	120
Figure 53.	LQFP64 recommended footprint	
Figure 54.	LQFP64 marking example (top view)	
Figure 55.	LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat	
	package outline	123
Figure 56.	LQFP100 recommended footprint	
Figure 57.	LQPF100 marking example (top view)	125
Figure 58.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch	
	ball grid array package outline	126
Figure 59.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
-	package recommended footprint	127
Figure 60.	UFBGA100 marking example (top view)	



# 2.1 Compatibility with STM32F4 series

The STM32F401xB/STM32F401xC are fully software and feature compatible with the STM32F4 series (STM32F42x, STM32F43x, STM32F41x, STM32F405 and STM32F407)

The STM32F401xB/STM32F401xC can be used as drop-in replacement of the other STM32F4 products but some slight changes have to be done on the PCB board.

STM32F4x1 STM32F405/STM32F415 line STM32F407/STM32F417 line 58 PD11 57 PD10 STM32F427/STM32F437 line 56 PD9 55 PD8 54 PB15 53 PB14 STM32F429/STM32F439 line PB11 not available anymore Replaced by V<sub>CAP1</sub> 52 PB13 51 PB12 PE10 C PE11 C PE13 C PE14 C PE15 C PE15 C PB10 CAP1 PE10 E PE11 E PE13 E PE14 E PE15 E VCAP1 E VSS E VSS VDD MS31467V2

Figure 1. Compatible board design for LQFP100 package




Figure 12. STM32F401xB/STM32F401xC LQFP64 pinout

1. The above figure shows the package top view.

Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

	Pin	Nun	nber				J.			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	82	В9	PD1	I/O	FT	-	EVENTOUT	-
-	-	54	83	C8	PD2	I/O	FT	-	TIM3_ETR, SDIO_CMD, EVENTOUT	-
-	-	1	84	В8	PD3	I/O	FT	-	SPI2_SCK/I2S2_CK, USART2_CTS, EVENTOUT	-
-	-	-	85	В7	PD4	I/O	FT	-	USART2_RTS, EVENTOUT	-
-	-	-	86	A6	PD5	I/O	FT	-	USART2_TX, EVENTOUT	-
-	-	-	87	В6	PD6	I/O	FT	-	SPI3_MOSI/I2S3_SD, USART2_RX, EVENTOUT	-
-	-	-	88	A5	PD7	I/O	FT	-	USART2_CK, EVENTOUT	-
39	A3	55	89	A8	PB3 (JTDO-SWO)	I/O	FT	-	JTDO-SWO, SPI1_SCK, SPI3_SCK/I2S3_CK, I2C2_SDA, TIM2_CH2, EVENTOUT	-
40	A4	56	90	A7	PB4 (NJTRST)	I/O	FT	-	NJTRST, SPI1_MISO, SPI3_MISO, I2S3ext_SD, I2C3_SDA, TIM3_CH1, EVENTOUT	-
41	B4	57	91	C5	PB5	I/O	FT	-	SPI1_MOSI, SPI3_MOSI/I2S3_SD, I2C1_SMBA, TIM3_CH2, EVENTOUT	-
42	C4	58	92	B5	PB6	I/O	FT	-	I2C1_SCL, USART1_TX, TIM4_CH1, EVENTOUT	-
43	D4	59	93	B4	PB7	I/O	FT	-	I2C1_SDA, USART1_RX, TIM4_CH2, EVENTOUT	-
44	A5	60	94	A4	воото	I	В	-	-	V <sub>PP</sub>
45	B5	61	95	A3	PB8	I/O	FT	-	I2C1_SCL, TIM4_CH3, TIM10_CH1, SDIO_D4, EVENTOUT	-
46	C5	62	96	ВЗ	PB9	I/O	FT	-	SPI2_NSS/I2S2_WS, I2C1_SDA, TIM4_CH4, TIM11_CH1, SDIO_D5, EVENTOUT	-
-	-	-	97	СЗ	PE0	I/O	FT	-	TIM4_ETR, EVENTOUT	-
-	-	-	98	A2	PE1	I/O	FT	-	EVENTOUT	-



# 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3 \sigma$ ).

# 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 1.7 V  $\leq$ V<sub>DD</sub>  $\leq$ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2 \sigma$ ).


# 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 16.

Figure 16. Pin loading conditions



# 6.1.7 Current consumption measurement

IDD\_VBAT VBAT VDD VDD VDDA

Figure 19. Current consumption measurement scheme

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit		
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ and $V_{BAT}$ ) <sup>(1)</sup>	-0.3	4.0			
	Input voltage on FT pins <sup>(2)</sup>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4.0	V		
V <sub>IN</sub>	Input voltage on any other pin V <sub>SS</sub> -0.3					
	Input voltage for BOOT0	$V_{SS}$	9.0			
$ \Delta V_{DDx} $	Variations between different V <sub>DD</sub> power pins	-	50			
V <sub>SSX</sub> -V <sub>SS</sub>	V <sub>SSX</sub> -V <sub>SS</sub>   Variations between all the different ground pins including V <sub>REF-</sub>		50	mV		
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section Absolute in ratings (ele sensitivity)				

Table 11. Voltage characteristics

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

V<sub>IN</sub> maximum value must always be respected. Refer to Table 12 for the values of the maximum allowed injected current.

Table 25. Typical and maximum current consumption in run mode, code with data processing
(ART accelerator enabled with prefetch) running from Flash memory

		Conditions						
Symbol	Parameter		f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	31.8	33	35	36	
			60	21.8	22	23	24	mA.
	Supply current in <b>Run mode</b>	External clock, all peripherals enabled <sup>(2)(3)</sup>	40	16.0	17	18	19	
			30	12.9	14	15	16	
			20	10.4	11	12	13	
I <sub>DD</sub>		External clock, all peripherals disabled <sup>(3)</sup>	84	21.2	22	23	24	IIIA
			60	15.0	16	17	18	
			40	10.9	12	13	14	
			30	8.8	10	11	12	
			20	7.1	8	9	10	

<sup>1.</sup> Guaranteed by characterization, unless otherwise specified.

Table 26. Typical and maximum current consumption in Sleep mode

		Conditions	f					
Symbol	Parameter		f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	16.2	17	18	19	
			60	10.7	11	12	13	
	Supply current	External clock, all peripherals enabled <sup>(2)(3)</sup>	40	8.3	9	10	11	
			30	6.8	7	8	9	
la-			20	5.9	6	7	8	mA
I <sub>DD</sub>	in <b>Sleep</b> mode	External clock, all peripherals disabled <sup>(3)(4)</sup>	84	5.2	6	7	8	ША
			60	3.6	4	5	6	
			40	2.9	3	4	5	
			30	2.6	3	4	5	
			20	2.6	3	4	5	

<sup>1.</sup> Guaranteed by characterization, unless otherwise specified.



Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

<sup>2.</sup> Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

<sup>4.</sup> Same current consumption for  $f_{\mbox{\scriptsize HCLK}}$  at 30 MHz and 20 MHz due to VCO running slower at 30 MHz.

Symbol			Typ <sup>(1)</sup>		Max <sup>(2)</sup>		
	Parameter	Conditions	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
I <sub>DD_STBY</sub>		Low-speed oscillator (LSE) and RTC ON	2.8	5.0	14.0	28.0	μA
		RTC and LSE OFF	2.1	4.0 <sup>(3)</sup>	13.0	27.0 <sup>(3)</sup>	μΛ


- 1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2  $\mu$ A.
- 2. Guaranteed by characterization, unless otherwise specified.
- 3. Guaranteed by test in production.

Table 31. Typical and maximum current consumptions in  $V_{\text{BAT}}$  mode

				Тур		Ma			
Symbol	Parameter	Conditions <sup>(1)</sup>	T <sub>A</sub> = 25 °C			T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit	
			V <sub>BAT</sub> = 1.7 V	V <sub>BAT</sub> = 2.4 V	V <sub>BAT</sub> = 3.3 V	V <sub>BAT</sub> =	3.6 V		
	domain supply	Backup	Low-speed oscillator (LSE) and RTC ON	0.66	0.76	0.97	3.0	5.0	
		RTC and LSE OFF	0.1	0.1	0.1	2.0	4.0	μA	

- 1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a  $\rm C_L$  of 6 pF for typical values.
- 2. Guaranteed by characterization.

Figure 21. Typical  $V_{BAT}$  current consumption (LSE and RTC ON)



### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 54: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

#### Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 33: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load  $V_{DD}$  is the MCU supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT}$ 

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

## On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The ART accelerator is ON.
- Voltage Scale 2 mode selected, internal digital voltage V12 = 1.26 V.
- HCLK is the system clock at 84 MHz. f<sub>PCLK1</sub> = f<sub>HCLK</sub>/2, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>.
   The given value is calculated by measuring the difference of current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- Ambient operating temperature is 25 °C and V<sub>DD</sub>=3.3 V.

Table 33. Peripheral current consumption

Peri	pheral	I <sub>DD</sub> (typ)	Unit
	GPIOA	1.55	
	GPIOB	1.55	
	GPIOC	1.55	
	GPIOD	1.55	
AHB1 (up to 84MHz)	GPIOE	1.55	μA/MHz
(up to 0 1111112)	GPIOH	1.55	
	CRC	0.36	
	DMA1	20.24	
	DMA2	21.07	
	TIM2	11.19	
	TIM3	8.57	
	TIM4	8.33	
	TIM5	11.19	
	PWR	0.71	
APB1	USART2	3.33	- μΑ/MHz
(up to 42MHz)	I2C1/2/3	3.10	μΑ/ΙΝΙΙ ΙΖ
	SPI2 <sup>(1)</sup>	2.62	
	SPI3 <sup>(1)</sup>	2.86	
	12S2	1.90	
	12S3	1.67	
	WWDG	0.71	
AHB2 (up to 84MHz)	OTG_FS	23.93	μA/MHz

Resonator with integrated capacitors

CL1

OSC32

RF

Bias controlled gain

STM32F

ai17531

Figure 25. Typical application with a 32.768 kHz crystal

# 6.3.9 Internal clock source characteristics

The parameters given in *Table 39* and *Table 40* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 14*.

# High-speed internal (HSI) RC oscillator

Table 39. HSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	-	-	16	-	MHz
	HSI user trimming step <sup>(2)</sup>	-	-	-	1	%
۸۵۵		$T_A = -40 \text{ to } 105 ^{\circ}\text{C}^{(3)}$	-8	-	4.5	%
ACC <sub>HSI</sub>	Accuracy of the HSI oscillator	$T_A = -10 \text{ to } 85  ^{\circ}\text{C}^{(3)}$	-4	-	4	%
		T <sub>A</sub> = 25 °C <sup>(4)</sup>	-1	- 16  -8 - -4 -	1	%
t <sub>su(HSI)</sub> (2)	HSI oscillator startup time	-	-	2.2	4	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption	-	-	60	80	μΑ

- 1.  $V_{DD}$  = 3.3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization.
- 4. Factory calibrated, parts not soldered.

	тания из — ше оттание из — д. т. те о разлиде							
Symbol	Parameter	Conditions	Level/ Class					
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP100, WLCSP49, $T_A$ = +25 °C, $f_{HCLK}$ = 84 MHz, conforms to IEC 61000-4-2	2B					
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	$V_{DD} = 3.3$ V, LQFP100, WLCSP49, $T_A = +25$ °C, $f_{HCLK} = 84$ MHz, conforms to IEC 61000-4-4	4A					

Table 48. EMS characteristics for LQFP100 package

When the application is exposed to a noisy environment, it is recommended to avoid pin exposition to disturbances. The pins showing a middle range robustness are: PA0, PA1, PA2, on LQFP100 packages and PDR ON on WLCSP49.

As a consequence, it is recommended to add a serial resistor (1  $k\Omega$  maximum) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Param	eter	Conditions	Min	Тур	Max	Unit
	FT and NRST I/O input hysteresis 1.7 V≤V <sub>DD</sub> ≤3.6 V -		10% V <sub>DD</sub> <sup>(3)</sup>	-	٧		
V <sub>HYS</sub>	BOOT0 I/O input	hvsteresis	1.75 V≤V <sub>DD</sub> ≤3.6 V, -40 °C≤T <sub>A</sub> ≤105 °C	_	100	_	mV
	Booto no input	Trydioredia	1.7 V≤V <sub>DD</sub> ≤3.6 V, 0 °C≤T <sub>A</sub> ≤105 °C				
1	I/O input leakage	current (4)	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA
I <sub>lkg</sub>	I/O FT input leaka	age current <sup>(5)</sup>	V <sub>IN</sub> = 5 V	-	-	3	μΛ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(6)</sup>	All pins except for PA10 (OTG_FS_ID )	$V_{IN} = V_{SS}$	30	40	50	
	TC3I3tOI	PA10 (OTG_FS_ID )	D	7	10	14	kΩ
Weak pull-down R <sub>PD</sub> equivalent resistor <sup>(7)</sup>	PD equivalent	except for PA10 down (OTG FS ID	30	40	50	K22	
		PA10	7	10	14		
C <sub>IO</sub> <sup>(8)</sup>	I/O pin capacitan	ce	-	-	5	-	pF

Table 54. I/O static characteristics (continued)

- 1. Guaranteed by design.
- 2. Guaranteed by test in production.
- 3. With a minimum of 200 mV.
- Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 53: I/O current injection susceptibility
- To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 53: I/O current injection susceptibility
- 6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
- 7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
- 8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 30*.




Figure 32. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 57. Otherwise the reset is not taken into account by the device.

### 6.3.18 TIM timer characteristics

The parameters given in *Table 58* are guaranteed by design.

Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions <sup>(3)</sup>	Min	Max	Unit
		AHB/APBx prescaler=1	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	AHB/APBx prescaler=1 1 - 11.9	ns		
res(TIM)	Time recolution time	AHB/APBx prescaler>4,	HB/APBx prescaler=1 2 or 4, f <sub>TIMxCLK</sub> = MHz 11.9 -	-	t <sub>TIMxCLK</sub>
		f <sub>TIMxCLK</sub> = 84 MHz		-	ns
f <sub>EXT</sub>	Timer external clock		0	f <sub>TIMxCLK</sub> /2	MHz
EXI	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 84 MHz	0	42	MHz
Res <sub>TIM</sub>	Timer resolution		-	16/32	bit
tCOUNTER	16-bit counter clock period when internal clock is selected	f <sub>TIMxCLK</sub> = 84 MHz	0.0119	780	μs
t <sub>MAX_COUNT</sub>	Maximum possible count with 32-bit counter		-		t <sub>TIMxCLK</sub>
_	with 32-bit counter	f <sub>TIMxCLK</sub> = 84 MHz	-	51.1	S

Table 58. TIMx characteristics<sup>(1)(2)</sup>



<sup>1.</sup> TIMx is used as a general term to refer to the TIM1 to TIM11 timers.

<sup>2.</sup> Guaranteed by design.

The maximum timer frequency on APB1 is 42 MHz and on APB2 is up to 84 MHz, by setting the TIMPRE bit in the RCC\_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise TIMxCLK >= 4x PCLKx.

### **SPI** interface characteristics

Unless otherwise specified, the parameters given in *Table 61* for the SPI interface are derived from tests performed under the ambient temperature,  $f_{PCLKX}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 61. SPI dynamic characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode, SPI1/4, 2.7 V < V <sub>DD</sub> < 3.6 V			42	
		Slave mode, SPI1/4, 2.7 V < V <sub>DD</sub> < 3.6 V			42	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave transmitter/full-duplex mode, SPI1/4, 2.7 V < V <sub>DD</sub> < 3.6 V	-	-	38 <sup>(2)</sup>	MHz
		Master mode, SPI1/2/3/4, 1.7 V < V <sub>DD</sub> < 3.6 V			21	
		Slave mode, SPI1/2/3/4, 1.7 V < V <sub>DD</sub> < 3.6 V			21	
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode, SPI presc = 2	T <sub>PCLK</sub> -1.5	T <sub>PCLK</sub>	T <sub>PCLK</sub> +1.5	ns
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4T <sub>PCLK</sub>	-	-	ns
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2T <sub>PCLK</sub>	-	-	ns
t <sub>su(MI)</sub>	Data input satur time	Master mode	0	-	-	ns
t <sub>su(SI)</sub>	Data input setup time	Slave mode	2.5	-	-	ns
t <sub>h(MI)</sub>	Data input hold time	Master mode	6	-	-	ns
t <sub>h(SI)</sub>	Data input noid time	Slave mode	2.5	-	-	ns
t <sub>a(SO</sub> )	Data output access time	Slave mode	9	-	20	ns
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	8	-	13	ns
•	Data output valid time	Slave mode (after enable edge), 2.7 V < V <sub>DD</sub> < 3.6 V	-	9.5	13	ns
t <sub>v(SO)</sub>	Data output valid time	Slave mode (after enable edge), 1.7 V < V <sub>DD</sub> < 3.6 V	-	9.5	17	ns
t	Data output hold time	Slave mode (after enable edge), 2.7 V < V <sub>DD</sub> < 3.6 V	5.5	-	-	ns
t <sub>h(SO)</sub>	Data output noid time	Slave mode (after enable edge), 1.7 V < V <sub>DD</sub> < 3.6 V	3.5	-	-	ns



Table 66. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>lat</sub> <sup>(2)</sup>	Injection trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.100	μs
lat` ′	latency		-	-	3 <sup>(5)</sup>	1/f <sub>ADC</sub>
t <sub>latr</sub> (2)	Regular trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.067	μs
Hatr`	latency		- 0.100 3 - 2 0.50 0.43 0.37	-	2 <sup>(5)</sup>	1/f <sub>ADC</sub>
t <sub>S</sub> <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 30 MHz	0.100	-	16	μs
'S	Camping time		3	-	480	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time		-	2	3	μs
		f <sub>ADC</sub> = 30 MHz 12-bit resolution	0.50	-	16.40	μs
	Total conversion time (including sampling time)	f <sub>ADC</sub> = 30 MHz 10-bit resolution	0.43	-	16.34	μs
t <sub>CONV</sub> <sup>(2)</sup>		f <sub>ADC</sub> = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f <sub>ADC</sub> = 30 MHz 6-bit resolution	0.30	-	16.20	μs
		9 to 492 (t <sub>S</sub> for sampling approximation)	+n-bit resolution f	or succe	ssive	1/f <sub>ADC</sub>
		12-bit resolution Single ADC	-	-	2	Msps
f <sub>S</sub> <sup>(2)</sup>	Sampling rate $(f_{ADC} = 30 \text{ MHz}, \text{ and } t_S = 3 \text{ ADC cycles})$	12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msps
I <sub>VREF+</sub> (2)	ADC V <sub>REF</sub> DC current consumption in conversion mode		-	300	500	μА
I <sub>VDDA</sub> <sup>(2)</sup>	ADC V <sub>DDA</sub> DC current consumption in conversion mode		-	1.6	1.8	mA

V<sub>DDA</sub> minimum value of 1.7 V is possible with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).

<sup>2.</sup> Guaranteed by characterization.

<sup>3.</sup>  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .

<sup>4.</sup>  $R_{ADC}$  maximum value is given for  $V_{DD}$ =1.7 V, and minimum value for  $V_{DD}$ =3.3 V.

<sup>5.</sup> For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table* 66.

Table 70. ADC dynamic accuracy at  $f_{ADC}$  = 18 MHz - limited test conditions<sup>(1)</sup>

Symbol	Parameter	Parameter Test conditions		Тур	Max	Unit
ENOB	Effective number of bits		10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio	f <sub>ADC</sub> =18 MHz V <sub>DDA</sub> = V <sub>REF+</sub> = 1.7 V	64	64.2	1	
SNR	Signal-to-noise ratio	Input Frequency = 20 KHz Temperature = 25 °C	64	65	-	dB
THD	Total harmonic distortion	·	<b>-</b> 67	<b>-</b> 72	-	

<sup>1.</sup> Guaranteed by characterization.

Table 71. ADC dynamic accuracy at  $f_{ADC} = 36 \text{ MHz} - \text{limited test conditions}^{(1)}$ 

Symbol	Parameter	Parameter Test conditions		Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> = 36 MHz	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio	V <sub>DDA</sub> = V <sub>REF+</sub> = 3.3 V Input Frequency =	66	67	-	
SNR	Signal-to noise ratio	20 KHz	64	68	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	<b>-</b> 70	<b>-</b> 72	-	

<sup>1.</sup> Guaranteed by characterization.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 6.3.16 does not affect the ADC accuracy.



ai14909c

Table 82. LQFP64 - 64-pin, 10 x 10 mm, 64-pin low-profile quad flat package mechanical data

Compleal		millimeters			inches <sup>(1)</sup>			
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	-	-	1.600	-	-	0.0630		
A1	0.050	-	0.150	0.0020	-	0.0059		
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571		
b	0.170	0.220	0.270	0.0067	0.0087	0.0106		
С	0.090	-	0.200	0.0035	-	0.0079		
D	-	12.000	-	-	0.4724	-		
D1	-	10.000	-	-	0.3937	-		
E	-	12.000	-	-	0.4724	-		
E1	-	10.000	-	-	0.3937	-		
E3	-	7.5000	-	-	0.2953	-		
е	-	0.500	-	-	0.0197	-		
K	0°	3.5°	7°	0°	3.5°	7°		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295		
L1	-	1.000	-	-	0.0394	-		
ccc	-	-	0.080	-	-	0.0031		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

12.7 10.3 10.3 10.3 10.3 10.3 10.3 10.3 10.3

Figure 53. LQFP64 recommended footprint

1. Dimensions are in millimeters.

121/135 DocID024738 Rev 6

12.7 -