



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	84MHz
Connectivity	I²C, IrDA, LINbus, SDIO, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	50
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f401rct7">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f401rct7</a>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	STM32F401xB/C features and peripheral counts . . . . .	11
Table 3.	Regulator ON/OFF and internal power supply supervisor availability . . . . .	24
Table 4.	Timer feature comparison . . . . .	26
Table 5.	Comparison of I2C analog and digital filters . . . . .	28
Table 6.	USART feature comparison . . . . .	29
Table 7.	Legend/abbreviations used in the pinout table . . . . .	37
Table 8.	STM32F401xB/STM32F401xC pin definitions . . . . .	37
Table 9.	Alternate function mapping . . . . .	44
Table 10.	STM32F401xB/STM32F401xC register boundary addresses . . . . .	51
Table 11.	Voltage characteristics . . . . .	57
Table 12.	Current characteristics . . . . .	58
Table 13.	Thermal characteristics . . . . .	58
Table 14.	General operating conditions . . . . .	59
Table 15.	Features depending on the operating power supply range . . . . .	60
Table 16.	VCAP_1/VCAP_2 operating conditions . . . . .	61
Table 17.	Operating conditions at power-up / power-down (regulator ON) . . . . .	61
Table 18.	Operating conditions at power-up / power-down (regulator OFF) . . . . .	62
Table 19.	Embedded reset and power control block characteristics . . . . .	62
Table 20.	Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM - $V_{DD} = 1.8V$ . . . . .	64
Table 21.	Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM . . . . .	65
Table 22.	Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory- $V_{DD} = 1.8 V$ . . . . .	65
Table 23.	Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory - $V_{DD} = 3.3 V$ . . . . .	66
Table 24.	Typical and maximum current consumption in run mode, code with data processing (ART accelerator disabled) running from Flash memory . . . . .	66
Table 25.	Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled with prefetch) running from Flash memory . . . . .	67
Table 26.	Typical and maximum current consumption in Sleep mode . . . . .	67
Table 27.	Typical and maximum current consumptions in Stop mode - $V_{DD}=1.8 V$ . . . . .	68
Table 28.	Typical and maximum current consumption in Stop mode - $V_{DD}=3.3 V$ . . . . .	68
Table 29.	Typical and maximum current consumption in Standby mode - $V_{DD}=1.8 V$ . . . . .	68
Table 30.	Typical and maximum current consumption in Standby mode - $V_{DD}=3.3 V$ . . . . .	69
Table 31.	Typical and maximum current consumptions in $V_{BAT}$ mode . . . . .	69
Table 32.	Switching output I/O current consumption . . . . .	71
Table 33.	Peripheral current consumption . . . . .	72
Table 34.	Low-power mode wakeup timings <sup>(1)</sup> . . . . .	73
Table 35.	High-speed external user clock characteristics . . . . .	74
Table 36.	Low-speed external user clock characteristics . . . . .	75
Table 37.	HSE 4-26 MHz oscillator characteristics . . . . .	76
Table 38.	LSE oscillator characteristics ( $f_{LSE} = 32.768$ kHz) . . . . .	77
Table 39.	HSI oscillator characteristics . . . . .	78
Table 40.	LSI oscillator characteristics . . . . .	79
Table 41.	Main PLL characteristics . . . . .	80

---


Figure 47.	WLCSP49 0.4 mm pitch wafer level chip scale recommended footprint . . . . .	115
Figure 48.	WLCSP49 marking example (package top view) . . . . .	116
Figure 49.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline . . . . .	117
Figure 50.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat recommended footprint . . . . .	118
Figure 51.	UFQFPN48 marking example (top view) . . . . .	119
Figure 52.	LQFP64 - 64-pin, 10 x 10 mm, 64-pin low-profile quad flat package outline . . . . .	120
Figure 53.	LQFP64 recommended footprint . . . . .	121
Figure 54.	LQFP64 marking example (top view) . . . . .	122
Figure 55.	LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package outline . . . . .	123
Figure 56.	LQFP100 recommended footprint . . . . .	124
Figure 57.	LQPF100 marking example (top view) . . . . .	125
Figure 58.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline . . . . .	126
Figure 59.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint . . . . .	127
Figure 60.	UFBGA100 marking example (top view) . . . . .	128

## 2.1 Compatibility with STM32F4 series

The STM32F401xB/STM32F401xC are fully software and feature compatible with the STM32F4 series (STM32F42x, STM32F43x, STM32F41x, STM32F405 and STM32F407)

The STM32F401xB/STM32F401xC can be used as drop-in replacement of the other STM32F4 products but some slight changes have to be done on the PCB board.

**Figure 1. Compatible board design for LQFP100 package**



**Table 7. Legend/abbreviations used in the pinout table**

Name	Abbreviation	Definition					
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name						
Pin type	S	Supply pin					
	I	Input only pin					
	I/O	Input/ output pin					
I/O structure	FT	5 V tolerant I/O					
	B	Dedicated BOOT0 pin					
	NRST	Bidirectional reset pin with embedded weak pull-up resistor					
Notes	Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset						
Alternate functions	Functions selected through GPIOx_AFR registers						
Additional functions	Functions directly selected/enabled through peripheral registers						

**Table 8. STM32F401xB/STM32F401xC pin definitions**

Pin Number					Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
UQFN48	WL CSP49	LQFP64	LQFP100	UF BGA100						
-	-	-	1	B2	PE2	I/O	FT	-	SPI4_SCK, TRACECLK, EVENTOUT	-
-	-	-	2	A1	PE3	I/O	FT	-	TRACED0, EVENTOUT	-
-	-	-	3	B1	PE4	I/O	FT	-	SPI4_NSS, TRACED1, EVENTOUT	-
-	-	-	4	C2	PE5	I/O	FT	-	SPI4_MISO, TIM9_CH1, TRACED2, EVENTOUT	-
-	-	-	5	D2	PE6	I/O	FT	-	SPI4_MOSI, TIM9_CH2, TRACED3, EVENTOUT	-
-	-	-	-	D3	VSS	S	-	-	-	-
-	-	-	-	C4	VDD	S	-	-	-	-
1	B7	1	6	E2	VBAT	S	-	-	-	-
2	D5	2	7	C1	PC13	I/O	FT	<sup>(2) (3)</sup>	EVENTOUT,	RTC_TAMP1, RTC_OUT, RTC_TS

**Table 9. Alternate function mapping (continued)**

Port	AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	I2C2/ I2C3	OTG1_FS	SDIO				
Port E	PE0	-	-	TIM4_ETR	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE1	-	TIM1_CH2N	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE2	TRACECLK	-	-	-	-	SPI4_SCK	-	-	-	-	-	-	-	-	EVENT OUT
	PE3	TRACED0	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE4	TRACED1	-	-	-	-	SPI4 NSS	-	-	-	-	-	-	-	-	EVENT OUT
	PE5	TRACED2	-	-	TIM9_CH1	-	SPI4_MISO	-	-	-	-	-	-	-	-	EVENT OUT
	PE6	TRACED3	-	-	TIM9_CH2	-	SPI4_MOSI	-	-	-	-	-	-	-	-	EVENT OUT
	PE7	-	TIM1_ETR	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE8	-	TIM1_CH1N	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE9	-	TIM1_CH1	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE10	-	TIM1_CH2N	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE11	-	TIM1_CH2	-	-	-	SPI4 NSS	-	-	-	-	-	-	-	-	EVENT OUT
	PE12	-	TIM1_CH3N	-	-	-	SPI4_SCK	-	-	-	-	-	-	-	-	EVENT OUT
	PE13	-	TIM1_CH3	-	-	-	SPI4_MISO	-	-	-	-	-	-	-	-	EVENT OUT
	PE14	-	TIM1_CH4	-	-	-	SPI4_MOSI	-	-	-	-	-	-	-	-	EVENT OUT
	PE15	-	TIM1_BKIN	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

## 6.3 Operating conditions

### 6.3.1 General operating conditions

**Table 14. General operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HCLK}$	Internal AHB clock frequency	Power Scale3: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x01	0	-	60	MHz
		Power Scale2: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x10	0	-	84	
$f_{PCLK1}$	Internal APB1 clock frequency		0	-	42	
$f_{PCLK2}$	Internal APB2 clock frequency		0	-	84	
$V_{DD}$	Standard operating voltage		1.7 <sup>(1)</sup>	-	3.6	V
$V_{DDA}$ (2)(3)	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as $V_{DD}^{(4)}$	1.7 <sup>(1)</sup>	-	2.4	
	Analog operating voltage (ADC limited to 2.4 M samples)		2.4	-	3.6	
$V_{BAT}$	Backup operating voltage		1.65	-	3.6	
$V_{12}$	Regulator ON: 1.2 V internal voltage on $V_{CAP\_1}/V_{CAP\_2}$ pins	VOS[1:0] bits in PWR_CR register = 0x01 Max frequency 60 MHz	1.08 <sup>(5)</sup>	1.14	1.20 <sup>(5)</sup>	
		VOS[1:0] bits in PWR_CR register = 0x10 Max frequency 84 MHz	1.20 <sup>(5)</sup>	1.26	1.32 <sup>(5)</sup>	
$V_{12}$	Regulator OFF: 1.2 V external voltage must be supplied on $V_{CAP\_1}/V_{CAP\_2}$ pins	Max. frequency 60 MHz.	1.1	1.14	1.2	
		Max. frequency 84 MHz.	1.2	1.26	1.32	
$V_{IN}$	Input voltage on RST and FT pins <sup>(6)</sup>	$2 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-0.3	-	5.5	mW
		$V_{DD} \leq 2 \text{ V}$	-0.3	-	5.2	
	Input voltage on BOOT0 pin		0	-	9	
$P_D$	Maximum allowed package power dissipation for suffix 6 and 7 <sup>(7)</sup>	UFQFPN48	-	-	625	
		WLCSP49	-	-	385	
		LQFP64	-	-	313	
		LQFP100	-	-	465	
		UFBGA100	-	-	323	

### 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for  $T_A$ .

**Table 18. Operating conditions at power-up / power-down (regulator OFF)<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{VDD}$	$V_{DD}$ rise time rate	Power-up	20	$\infty$	$\mu\text{s}/\text{V}$
	$V_{DD}$ fall time rate	Power-down	20	$\infty$	
$t_{VCAP}$	$V_{CAP\_1}$ and $V_{CAP\_2}$ rise time rate	Power-up	20	$\infty$	$\mu\text{s}/\text{V}$
	$V_{CAP\_1}$ and $V_{CAP\_2}$ fall time rate	Power-down	20	$\infty$	

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when  $V_{DD}$  reach below 1.08 V.

*Note:* This feature is only available for UFBGA100 package.

### 6.3.5 Embedded reset and power control block characteristics

The parameters given in [Table 19](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage @ 3.3V.

**Table 19. Embedded reset and power control block characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{PVD}$	Programmable voltage detector level selection	PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	V
		PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	
		PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	
		PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	
		PLS[2:0]=101 (falling edge)	2.65	2.84	2.92	
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	
$V_{PVDhyst}^{(2)}$	PVD hysteresis		-	100	-	mV
$V_{POR/PDR}$	Power-on/power-down reset threshold	Falling edge	1.60 <sup>(1)</sup>	1.68	1.76	V
		Rising edge	1.64	1.72	1.80	

**Table 21. Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM**

Symbol	Parameter	Conditions	$f_{HCLK}$ (MHz)	Typ	Max <sup>(1)</sup>			Unit
					$T_A = 25^\circ C$	$T_A = 85^\circ C$	$T_A = 105^\circ C$	
$I_{DD}$	Supply current in Run mode	External clock, all peripherals enabled <sup>(2)(3)</sup>	84	20.2	21	22	23	mA
			60	14.7	15	16	18	
			40	10.7	11	12	13	
			20	5.7	6	7	8	
		External clock, all peripherals disabled <sup>(3)</sup>	84	11.2	12	13	14	
			60	8.2	9	10	11	
			40	6.1	7	8	9	
			20	3.4	4	5	6	


- Guaranteed by characterization, unless otherwise specified.
- When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.
- When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

**Table 22. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory-  $V_{DD} = 1.8$  V**

Symbol	Parameter	Conditions	$f_{HCLK}$ (MHz)	Typ	Max <sup>(1)</sup>			Unit
					$T_A = 25^\circ C$	$T_A = 85^\circ C$	$T_A = 105^\circ C$	
$I_{DD}$	Supply current in Run mode	External clock, all peripherals enabled <sup>(2)(3)</sup>	84	22.2	23	24	25	mA
			60	14.5	15	16	17	
			40	10.7	11	12	13	
			30	8.6	9	10	11	
		External clock, all peripherals disabled <sup>(3)</sup>	20	7.0	8	9	10	
			84	11.5	12	13	14	
			60	7.7	8	9	10	
			40	5.6	6	7	8	
			30	4.5	5	6	7	
			20	3.8	5	6	7	

- Guaranteed by characterization, unless otherwise specified.
- Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
- When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

Figure 23. Low-speed external clock source AC timing diagram



ai17529

### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 37](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 37. HSE 4-26 MHz oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{OSC\_IN}$	Oscillator frequency		4	-	26	MHz
$R_F$	Feedback resistor		-	200	-	kΩ
$I_{DD}$	HSE current consumption	$V_{DD}=3.3\text{ V}$ , $ESR=30\text{ Ω}$ , $C_L=5\text{ pF}$ @25 MHz	-	450	-	μA
		$V_{DD}=3.3\text{ V}$ , $ESR=30\text{ Ω}$ , $C_L=10\text{ pF}$ @25 MHz	-	530	-	
$G_{m\_crit\_max}$	Maximum critical crystal $g_m$	Startup	-	-	1	mA/V
$t_{SU(HSE)}^{(2)}$	Startup time	$V_{DD}$ is stabilized	-	2	-	ms


- Guaranteed by design.
- $t_{SU(HSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 24](#)).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the

series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

**Note:** For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website [www.st.com](http://www.st.com).

**Figure 24. Typical application with an 8 MHz crystal**



1.  $R_{EXT}$  value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal/ceramic resonator


The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in [Table 38](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

**Table 38. LSE oscillator characteristics ( $f_{LSE} = 32.768$  kHz)<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_F$	Feedback resistor		-	18.4	-	MΩ
$I_{DD}$	LSE current consumption		-	-	1	µA
$G_m\_crit\_max$	Maximum critical crystal $g_m$	Startup	-	-	0.56	µA/V
$t_{SU(LSE)}^{(2)}$	startup time	$V_{DD}$ is stabilized	-	2	-	s

1. Guaranteed by design.
2.  $t_{SU(LSE)}$  is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is guaranteed by characterization. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

**Note:** For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website [www.st.com](http://www.st.com).

**Figure 26. ACC<sub>HSI</sub> versus temperature**

1. Guaranteed by characterization.

### Low-speed internal (LSI) RC oscillator

**Table 40. LSI oscillator characteristics <sup>(1)</sup>**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{LSI}^{(2)}$	Frequency	17	32	47	kHz
$t_{su(LSI)}^{(3)}$	LSI oscillator startup time	-	15	40	μs
$I_{DD(LSI)}^{(3)}$	LSI oscillator power consumption	-	0.4	0.6	μA

1.  $V_{DD} = 3$  V,  $T_A = -40$  to  $105$  °C unless otherwise specified.

2. Guaranteed by characterization.

3. Guaranteed by design.

**Table 41. Main PLL characteristics (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DD(\text{PLL})}^{(4)}$	PLL power consumption on VDD	VCO freq = 192 MHz VCO freq = 432 MHz	0.15 0.45	-	0.40 0.75	mA
$I_{DDA(\text{PLL})}^{(4)}$	PLL power consumption on VDDA	VCO freq = 192 MHz VCO freq = 432 MHz	0.30 0.55	-	0.40 0.85	
1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S. 2. Guaranteed by design. 3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%. 4. Guaranteed by characterization.						

1. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

2. Guaranteed by design.

3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.

4. Guaranteed by characterization.

**Table 42. PLLI2S (audio PLL) characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{PLLI2S\_IN}}$	PLLI2S input clock <sup>(1)</sup>		0.95 <sup>(2)</sup>	1	2.10	MHz
$f_{\text{PLLI2S\_OUT}}$	PLLI2S multiplier output clock		-	-	216	
$f_{\text{VCO\_OUT}}$	PLLI2S VCO output		192	-	432	$\mu\text{s}$
$t_{\text{LOCK}}$	PLLI2S lock time	VCO freq = 192 MHz	75	-	200	
		VCO freq = 432 MHz	100	-	300	
Jitter <sup>(3)</sup>	Master I2S clock jitter	Cycle to cycle at 12.288 MHz on 48 KHz period, N=432, R=5	RMS	-	90	-
		peak to peak	-	$\pm 280$	-	ps
		Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples	-	90	-	
	WS I2S clock jitter	Cycle to cycle at 48 KHz on 1000 samples	-	400	-	
$I_{DD(\text{PLLI2S})}^{(4)}$	PLLI2S power consumption on V <sub>DD</sub>	VCO freq = 192 MHz VCO freq = 432 MHz	0.15 0.45	-	0.40 0.75	mA
$I_{DDA(\text{PLLI2S})}^{(4)}$	PLLI2S power consumption on V <sub>DDA</sub>	VCO freq = 192 MHz VCO freq = 432 MHz	0.30 0.55	-	0.40 0.85	

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.

2. Guaranteed by design.

3. Value given with main PLL running.

4. Guaranteed by characterization.

### 6.3.11 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see [Table 49: EMI characteristics for WL CSP49](#)). It is available only on the main PLL.

**Table 43. SSCG parameters constraint**

Symbol	Parameter	Min	Typ	Max <sup>(1)</sup>	Unit
$f_{Mod}$	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP		-	-	$2^{15}-1$	-

1. Guaranteed by design.

#### Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$\text{MODEPER} = \text{round}[f_{PLL\_IN} / (4 \times f_{Mod})]$$

$f_{PLL\_IN}$  and  $f_{Mod}$  must be expressed in Hz.

As an example:

If  $f_{PLL\_IN} = 1$  MHz, and  $f_{Mod} = 1$  kHz, the modulation depth (MODEPER) is given by equation 1:

$$\text{MODEPER} = \text{round}[10^6 / (4 \times 10^3)] = 250$$

#### Equation 2

Equation 2 allows to calculate the increment step (INCSTEP):

$$\text{INCSTEP} = \text{round}[(2^{15}-1) \times md \times PLLN / (100 \times 5 \times MODEPER)]$$

$f_{VCO\_OUT}$  must be expressed in MHz.

With a modulation depth (md) =  $\pm 2\%$  (4 % peak to peak), and PLLN = 240 (in MHz):

$$\text{INCSTEP} = \text{round}[(2^{15}-1) \times 2 \times 240 / (100 \times 5 \times 250)] = 126 \text{ md(quantitazized)\%}$$

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$md_{\text{quantized}\%} = (MODEPER \times INCSTEP \times 100 \times 5) / ((2^{15}-1) \times PLLN)$$

As a result:

$$md_{\text{quantized}\%} = (250 \times 126 \times 100 \times 5) / ((2^{15}-1) \times 240) = 2.002\%(\text{peak})$$

**Table 45. Flash memory programming**

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Min<sup>(1)</sup></b>	<b>Typ</b>	<b>Max<sup>(1)</sup></b>	<b>Unit</b>
$t_{\text{prog}}$	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	μs
$t_{\text{ERASE16KB}}$	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	400	800	ms
		Program/erase parallelism (PSIZE) = x 16	-	300	600	
		Program/erase parallelism (PSIZE) = x 32	-	250	500	
$t_{\text{ERASE64KB}}$	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1200	2400	ms
		Program/erase parallelism (PSIZE) = x 16	-	700	1400	
		Program/erase parallelism (PSIZE) = x 32	-	550	1100	
$t_{\text{ERASE128KB}}$	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	2	4	s
		Program/erase parallelism (PSIZE) = x 16	-	1.3	2.6	
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
$t_{\text{ME}}$	Mass erase time	Program/erase parallelism (PSIZE) = x 8	-	4	8	s
		Program/erase parallelism (PSIZE) = x 16	-	2.75	5.5	
		Program/erase parallelism (PSIZE) = x 32	-	2	4	
$V_{\text{prog}}$	Programming voltage	32-bit program operation	2.7	-	3.6	V
		16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.7	-	3.6	V

1. Guaranteed by characterization.
2. The maximum programming time is measured after 100K erase operations.

**Table 46. Flash memory programming with  $V_{\text{PP}}$  voltage**

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Min<sup>(1)</sup></b>	<b>Typ</b>	<b>Max<sup>(1)</sup></b>	<b>Unit</b>
$t_{\text{prog}}$	Double word programming	$T_A = 0 \text{ to } +40^\circ\text{C}$ $V_{DD} = 3.3 \text{ V}$ $V_{\text{PP}} = 8.5 \text{ V}$	-	16	100 <sup>(2)</sup>	μs
$t_{\text{ERASE16KB}}$	Sector (16 KB) erase time		-	230	-	ms
$t_{\text{ERASE64KB}}$	Sector (64 KB) erase time		-	490	-	
$t_{\text{ERASE128KB}}$	Sector (128 KB) erase time		-	875	-	
$t_{\text{ME}}$	Mass erase time		-	1.750	-	s

### Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

**Table 49. EMI characteristics for WLCSP49**

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit
				25/84 MHz	
S <sub>EMI</sub>	Peak level	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, conforming to IEC61967-2	0.1 to 30 MHz	-6	dB $\mu$ V
			30 to 130 MHz	-6	
			130 MHz to 1 GHz	-10	
			SAE EMI Level	1.5	

**Table 50. EMI characteristics for LQFP100**

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit
				25/84 MHz	
S <sub>EMI</sub>	Peak level	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, conforming to IEC61967-2	0.1 to 30 MHz	18	dB $\mu$ V
			30 to 130 MHz	23	
			130 MHz to 1 GHz	12	
			SAE EMI Level	3.5	

### 6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

#### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

## I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in [Table 62](#) for the I<sup>2</sup>S interface are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in [Table 14](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to [Section 6.3.16: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CK, SD, WS).

**Table 62. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I <sup>2</sup> S Main clock output	-	256x8K	256xFs <sup>(2)</sup>	MHz
f <sub>CK</sub>	I <sup>2</sup> S clock frequency	Master data: 32 bits	-	64xFs	MHz
		Slave data: 32 bits	-	64xFs	
D <sub>CK</sub>	I <sup>2</sup> S clock frequency duty cycle	Slave receiver	30	70	%
t <sub>v(WS)</sub>	WS valid time	Master mode	0	6	ns
t <sub>h(WS)</sub>	WS hold time	Master mode	0	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	1	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	7.5	-	
t <sub>su(SD_SR)</sub>		Slave receiver	2	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	0	-	
t <sub>h(SD_SR)</sub>		Slave receiver	0	-	
t <sub>v(SD_ST)</sub> t <sub>h(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	27	
t <sub>v(SD_MT)</sub>		Master transmitter (after enable edge)	-	20	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	2.5	-	

1. Guaranteed by characterization.

2. The maximum value of 256xFs is 42 MHz (APB1 maximum frequency).

**Note:** Refer to the I<sup>2</sup>S section of the reference manual for more details on the sampling frequency (F<sub>S</sub>).

f<sub>MCK</sub>, f<sub>CK</sub>, and D<sub>CK</sub> values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. D<sub>CK</sub> depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2\*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2\*I2SDIV+ODD). F<sub>S</sub> maximum value is supported for each mode/condition.

### 6.3.22 V<sub>BAT</sub> monitoring characteristics

Table 74. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	50	-	KΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	4	-	
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
T <sub>S_vbat</sub> <sup>(2)(2)</sup>	ADC sampling time when reading the V <sub>BAT</sub> 1 mV accuracy	5	-	-	μs

1. Guaranteed by design.
2. Shortest sampling time can be determined in the application by multiple iterations.

### 6.3.23 Embedded reference voltage

The parameters given in [Table 75](#) are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in [Table 14](#).

Table 75. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40 °C < T <sub>A</sub> < +105 °C	1.18	1.21	1.24	V
T <sub>S_vrefint</sub> <sup>(1)</sup>	ADC sampling time when reading the internal reference voltage	-	10	-	-	μs
V <sub>RERINT_s</sub> <sup>(2)</sup>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3V ± 10mV	-	3	5	mV
T <sub>Coeff</sub> <sup>(2)</sup>	Temperature coefficient	-	-	30	50	ppm/°C
t <sub>START</sub> <sup>(2)</sup>	Startup time	-	-	6	10	μs

1. Shortest sampling time can be determined in the application by multiple iterations.
2. Guaranteed by design.

Table 76. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V <sub>REFIN_CAL</sub>	Raw data acquired at temperature of 30 °C V <sub>DDA</sub> = 3.3 V	0x1FFF 7A2A - 0x1FFF 7A2B


### 6.3.24 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in [Table 77](#) for the SDIO/MMC interface are derived from tests performed under the ambient temperature, f<sub>PCLK2</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in [Table 14](#), with the following configuration:

- Output speed is set to OSPEEDR[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

## 7.2 UFQFPN48 package information

**Figure 49.** UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline



1. Drawing is not to scale.
2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.


**Table 81.** UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244

**Table 84. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)**

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Typ.	Max.	Min.	Typ.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

**Figure 59. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint**

**array  
package recommended footprint**

**Table 85. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)**

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm

## 7.6 Thermal characteristics

The maximum chip junction temperature ( $T_J\max$ ) must never exceed the values given in [Table 14: General operating conditions on page 59](#).

The maximum chip-junction temperature,  $T_J\max$ , in degrees Celsius, may be calculated using the following equation:

$$T_J\max = T_A\max + (PD\max \times \Theta_{JA})$$

Where:

- $T_A\max$  is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $PD\max$  is the sum of  $P_{INT}\max$  and  $P_{I/O}\max$  ( $PD\max = P_{INT}\max + P_{I/O}\max$ ),
- $P_{INT}\max$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

$P_{I/O}\max$  represents the maximum power dissipation on output pins where:

$$P_{I/O}\max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{OH} - V_{OL}) \times I_{OH}),$$

taking into account the actual  $V_{OL}/I_{OL}$  and  $V_{OH}/I_{OH}$  of the I/Os at low and high level in the application.

**Table 86. Package thermal characteristics**

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	<b>Thermal resistance junction-ambient</b> UFQFPN48	32	°C/W
	<b>Thermal resistance junction-ambient</b> WLCSP49	52	
	<b>Thermal resistance junction-ambient</b> LQFP64	50	
	<b>Thermal resistance junction-ambient</b> LQFP100	42	
	<b>Thermal resistance junction-ambient</b> UFBGA100	56	

### 7.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from [www.jedec.org](http://www.jedec.org).