



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	66MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 110°C (TC)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/tsxpc860srvzqu66d

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### Screening/Quality

This product will be manufactured in full compliance with:

According to Atmel Standards

### **General Description**

The TSPC860 is functionally composed of three major blocks:

- A 32-bit PowerPC Core with MMUs and Caches
- A System Interface Unit
- A Communications Processor Module

#### Figure 1. Block Diagram View of the TSPC860



2

# **Pin Assignment**

### **Plastic Ball Grid Array**

Figure 2. Pin Assignment: Top View

	O PD10					0 D4	O D1	0 D2		O D5				0 D29					W
O PD14	O PD13	O PD9	O PD6	О М_Тх_I		0 0 D13	0 D27	0 D10	0 D14	0 D18	0 D20	0 D24	0 D28	O DP1	O DP3		N/C		V 1
O PA0	O PB14	O PD15	O PD4	O PD5		() D8	() D23	() D11	〇 D16	) D19	〇 D21	〇 D26	) D30	O IPA5	O IPA4	O IPA2	⊖ N/C	VSSSYN	U
O PA1	O PC5	O PC4	O PD11	O PD7		) H D12	) D17	O D9	) D15	0 D22	O D25	) D31	O IPA6		O IPA1	O IPA7	⊖ xfc		T
O PC6	0 PA2	O PB15	O PD12	$\bigcirc$		0	0	0	0	0	$\bigcirc$	0	0	VDDH					R WR
O PA4	O PB17	O PA3		$\bigcirc$	$\left( \circ \right)$	O GND	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		$) \circ$					Ρ
O PB19	O PA5	O PB18	O PB16	$\bigcirc$	0	$\bigcirc$	0					Ν							
O PA7	0 PC8	O PA6	O PC7	$\bigcirc$	0	$\bigcirc$	0				O IR29 VDC	M DL							
O PB22	O PC9	0 PA8	O PB20	$\bigcirc$	0	$\bigcirc$	0	О ОР0		O OP1		L 1							
O PC10	O PA9	⊖ ₽B23	O PB21	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	O GND	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0					К
O PC11	O PB24	O PA10	O PB25	$\bigcirc$	0	$\bigcirc$	0	0	O IPB5	O IPB1	O IPB2	O ALEB	J						
			О тск	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	$\bigcirc$	$\bigcirc$	$\bigcirc$	0	О м_со				Н
	⊖ ™S	O TDO	O PA11	$\bigcirc$	0		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		0			O IPB4	O IPB3	G
O PB26	O PC12	O PA12		$\bigcirc$			0	0	0	0	0	0							F
O PB27	O PC13	O PA13	O PB29	$\bigcirc$	0	0	0	0	0	0	0	0	0			O BI			Е
O PB28	O PC14	O PA14	O PC15	() A8	O N/C	∩ N/C	() A15	〇 A19	() A25	() A18				$\frac{\bigcirc}{CS6}$					D
O PB30	O PA15	O PB31	() A3	() A9	() A12	() A16	() A20	() A24	() A26		O BSA1				$\frac{\bigcirc}{CS7}$				С
() A0	() A1	() A4	() A6	〇 A10	() A13	() A17	() A21	() A23	() A22		O BSA3				$\frac{\bigcirc}{CS5}$				В
ŗ	() A2	() A5	O A7	O A11	0 A14	() A27	() A29	0 A30	0 A28	0 A31		BSA2			$\frac{\bigcirc}{CS4}$		$\frac{\bigcirc}{CS1}$		A
19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

Signal Descriptions

This section describes the signals on the TSPC860.





### Figure 3. TSPC860 External Signals

VDDSYN/VSSSYN/VSSSYN1/VDDH/VDDL/VSS/KAPWR	>	129 3	2>	- A(0:31)
RXD1/PA[15]	←→	1	1	- TSIZO/REG
TXD1/PA[14]	←>	1	1 ┥┥┥┥	- TSIZ1
RXD2/PA[13]	$\leftrightarrow$	1	1	- RD/WR
TXD2/PA[12]	$\leftrightarrow$	1	1	BURST
L1TXDB/PA[11]	$\leftarrow$	1		BDIP/GPL_B(5)
LIRXDB/PA[10]	$\leftarrow$	1		- TS
L1TXDA/PA[9]		1		
	$\sum$	1		- IEA
	$\sum$	1		BI
TIN2/1 1TCI KA/BBGO2/CI K3/PA[5]		1		
TOUT2/CI K4/PA[4]	$\overleftrightarrow$	1		
TIN3/BBGO3/CLK5/PA[3]		1 2		D(0:31)
BRGCLK2/L1RCLKB/TOUT3/CLK6/PA[2]	$\rightarrow$	1		- DP(0:3)/IBO(3:6)
TIN4/BRGO4/CLK7/PA[1]	$\leftrightarrow$	1		- BB
L1TCLKB/TOUT4/CLK8/PA[0]	$\leftarrow \rightarrow$	1	i 🔾>	- BG
REJECT1/SPISEL/PB[31]	$\leftrightarrow$	1		- BB
SPICLK/PB[30]	$\checkmark$	1		- FRZ/IRQ6
SPIMOSI/PB[29]	$\leftarrow$	1	2 🗲	- IRQ(0:1)
BRGO4/SPIMISO/PB[28]	<>	1	1 🗲	- IRQ(7)
BRGO1/I2CSDA/PB[27]	$\leftarrow$	1	6>	CS(0:5)
BRGO2/I2CSCL/PB[26]	$\leftarrow$	1	1	CS(6)/CE(1)_B
SMTXD1/PB[25]	$\leftarrow$	1		CS(7)/CE(2)_B
SMRXD1/PB[24]	$\leftarrow$	1		WE0/BS_B0/IORD
SMSTN //SDACK //PB[23]		1		WE1/BS_B1/IOWR
SMSTN2/SDACK2/PB[22]		1		WE2/BS_B2/PCOE
SMRXD2/LICLKOB/PB[21] SMRXD2/LICLKOB/PB[20]	$\sum$	1		WE3/BS_B3/PCWE
1 1ST1/BTS1/PB[10]	$\geq$	1		
LIST2/RTS2/PB[18]	$\geq$	1		OF/GPL_AU/GPL_BU
L1ST3/L1RQB/PB[17]	2.5	1		OPUCE_AI/OFE_BI
L1ST4/L1RQA/PB[16]	$\rightarrow$	1		UPWAITA/GPL A4
BRGO3/PB[15]	$\leftarrow$	1 TSPC860		UPWAITB/GPL B4
RSTRT1/PB[14]	$\leftarrow \rightarrow$	1	1	GPL_A5
L1ST1/RTS1/DREQ0/PC[15]	$\leftarrow$	1	1 🗲	PORESET
L1ST2V/RTS2/DREQ1/PC[14]	$\leftarrow$	1	1	RSTCONF
L1ST3/L1RQB/PC[13]	$\leftarrow$	1	1 ◀>	HRESET
L1ST4/L1RQA/PC[12]	$ \rightarrow $	1	1	- SRESET
	$\leftarrow$	1		XTAL
IGATE1/CD1/PC[10]		1	15	EXTAL
C152PC[9] TGATE2/CD2/PC[9]		1		XFC
CTS3/SDACK2/LITSYNCB/PCI7	2 5	1		CLKOUT
CD3/L1BSYNCB/PCI6L	$\rightarrow$	1		TEVD
CTS4/SDACK1/LITSYNCA/PC[5]	2	1		
CD4/L1RSYNCA/PCI4	$\overleftrightarrow$	1		CEL A
L1TSYNCA/PD[15]	<>	1		CE2 A
L1RSYNCA/PD[14]		1	i <b>K</b>	WAIT A
L1TSYNCB/PD[13]	<	1 1	2 <	IP_A(0:1)
L1RSYNCB/PD[12]	←>	1	1 <	IP_A2/IOIS16_A
RXD3/PD[11]	<	1 5	5 <b>                                    </b>	IP_A(3:7)
TXD3/PD[10]	◄	1		ALE_B/DSCK/AT1
RXD4/PD[9]	<	1	1	WAIT_B
TXD4/PD[8]	$\leftarrow$	1 3		IP_B(0:1)/IWP(0:1)/VFLS(0:1)
RIS3/PD[7]		1		IP_B2/IOIS16_B/AT2
RTS4/PD[6]	$\sum$	1		IP_B3/IWP2/VF2
	$\geq$	4		IP_B4/LWP0/VF0
REJECT/PD[4]	$\geq$	1		
TIME	$\sim$	1 4		IP_B0/DSDI/ATO
מאז ומד <i>ו</i> ומפט		1		OP(0:1)
DSCK/TCK		1	× 5	OP2/MODCK1/STS
TRST		1		OP3/MODCK2/DSDO
DSDO/TDO	<	1		BADDR30/REG
ĀŠ	>	1		BADDR(28:29)

6



### Table 1. Signal Descriptions (Continued)

Name	Reset	Number	Туре	Description
TA	Hi-Z	C2	Bidirectional Active Pull-up	Transfer Acknowledge — Indicates that the slave device addressed in the current transaction accepted data sent by the master (write) or has driven the data bus with valid data (read). This is an output when the PCMCIA interface or memory controller controls the transaction. The only exception occurs when the memory controller controls the slave access by means of the GPCM and the corresponding option register is instructed to wait for an external assertion of TA. Every slave device should negate TA after a transaction ends and immediately three-state it to avoid bus contention if a new transfer is initiated addressing other slave devices. TA requires the use of an external pull-up resistor.
TEA	Hi-Z	D1	Open-drain	Transfer Error Acknowledge — Indicates that a bus error occurred in the current transaction. The TSPC860 asserts $\overline{TEA}$ when the bus monitor does not detect a bus cycle termination within a reasonable amount of time. Asserting $\overline{TEA}$ terminates the bus cycle, thus ignoring the state of $\overline{TA}$ . TEA requires the use of an external pull-up resistor.
BI	Hi-Z	E3	Bidirectional Active Pull-up	Burst Inhibit — Indicates that the slave device addressed in the current burst transaction cannot support burst transfers. It acts as an output when the PCMCIA interface or the memory controller takes control of the transaction. $\overline{\text{BI}}$ requires the use of an external pull-up resistor.
RSV IRQ2	See Section "Signal States During Hardware Reset" on page 28	H3	Bidirectional Three-state	Reservation — The TSPC860 outputs this three-state signal in conjunction with the address bus to indicate that the core initiated a transfer as a result of a <b>stwcx.</b> or <b>lwarx.</b> Interrupt Request 2 — One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core.
KR/RETRY IRQ4 SPKROUT	See Section "Signal States During Hardware Reset" on page 28	K1	Bidirectional Three-state	Kill Reservation — This input is used as a part of the memory reservation protocol, when the TSPC860 initiated a transaction as the result of a <b>stwcx.</b> instruction. Retry — This input is used by a slave device to indicate it cannot accept the transaction. The TSPC860 must relinquish mastership and reinitiate the transaction after winning in the bus arbitration. Interrupt Request 4 – One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core. Note that the interrupt request signal that is sent to the interrupt controller is the logical AND of this line (if defined as IRQ4) and DP1/IRQ4 (if defined as IRQ4). SPKROUT — Digital audio wave form output to be driven to the system speaker.
	Hi-Z	F2	Input	Cancel Reservation — This input is used as a part of the storage reservation protocol. Interrupt Request 3 — One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core. Note that the interrupt request signal sent to the interrupt controller is the logical AND of CR/IRQ3 (if defined as IRQ3) and DP0/IRQ3 if defined as IRQ3.

### Table 1. Signal Descriptions (Continued)

Name	Reset	Number	Туре	Description
IP_B5 LWP1 VF1	Hi-Z	J4	Bidirectional	<ul> <li>Input Port B 5 — The TSPC860 monitors this input; its value and changes are reported in the PIPR and PSCR of the PCMCIA interface.</li> <li>Load/Store Watchpoint 1 — This output reports the detection of a data watchpoint in the program flow executed by the core.</li> <li>Visible Instruction Queue Flushes Status — The TSPC860 outputs VF1 with VF0 and VF2 when instruction flow tracking is required.</li> <li>VFn reports the number of instructions flushed from the instruction queue in the core.</li> </ul>
IP_B6 DSDI AT0	Hi-Z	КЗ	Bidirectional Three-state	Input Port B 6 — The TSPC860 senses this input and its value and changes are reported in the PIPR and PSCR of the PCMCIA interface. Development Serial Data Input — Data input for the debug port interface. Address Type 0 — The TSPC860 drives this bidirectional three-state line when it initiates a transaction on the external bus. If high (1), the transaction is the CPM. If low (0), the transaction initiator is the CPU. This signal is not used for transactions initiated by external masters.
IP_B7 PTR AT3	Hi-Z	H1	Bidirectional Three-state	Input Port B 7 — The TSPC860 monitors this input; its value and changes are reported in the PIPR and PSCR of the PCMCIA interface. Program Trace — To allow program flow tracking, the TSPC860 asserts this output to indicate an instruction fetch is taking place. Address Type 3 — The TSPC860 drives the bidirectional three-state signal when it starts a transaction on the external bus. When the core initiates a transfer, AT3 indicates whether it is a reservation for a data transfer or a program trace indication for an instruction fetch. This signal is not used for transactions initiated by external masters.
OP(0-1)	Low	L4, L2	Output	Output Port 0-1 — The TSPC860 generates these outputs as a result of a write to the PGCRA register in the PCMCIA interface.
OP2 MODCK1 STS	Hi-Z	L1	Bidirectional	Output Port 2 — This output is generated by the TSPC860 as a result of a write to the PGCRB register in the PCMCIA interface. Mode Clock 1 — Input sampled when PORESET is negated to configure PLL/clock mode. Special Transfer Start — The TSPC860 drives this output to indicate the start of an external bus transfer or of an internal transaction in show-cycle mode.
OP3 MODCK2 DSDO	Hi-Z	M4	Bidirectional	Output Port 3 — This output is generated by the TSPC860 as a result of a write to the PGCRB register in the PCMCIA interface. Mode Clock 2 — This input is sampled at the PORESET negation to configure the PLL/clock mode of operation. Development Serial Data Output — Output data from the debug port interface.





### Table 1. Signal Descriptions (Continued)

Name	Reset	Number	Туре	Description
PA[1] CLK7 TIN4 BRGO4		T19	Bidirectional	General-Purpose I/O Port A Bit 1 — Bit 1 of the general-purpose I/O port A. CLK7 — One of eight clock inputs that can be used to clock SCCs and SMCs. TIN4 — Timer 4 external clock input. BRGO4 — BRG4 output clock.
PA[0] CLK8 TOUT4 L1TCLKB		U19	Bidirectional	General-Purpose I/O Port A Bit 0 — Bit 0 of the general-purpose I/O port A. CLK8 — One of eight clock inputs that can be used to clock SCCs and SMCs. TOUT4 — Timer 4 output. L1TCLKB — Transmit clock for the serial interface TDM port B.
PB[31] SPISEL REJECT1		C17	Bidirectional (Optional: Open-drain)	General-Purpose I/O Port B Bit 31 — Bit 31 of the general-purpose I/O port B. SPISEL — SPI slave select input. REJECT1 — SCC1 CAM interface reject pin.
PB[30] SPICLK RSTRT2		C19	Bidirectional (Optional: Open-drain)	General-Purpose I/O Port B Bit 30 — Bit 30 of the general-purpose I/O port B. SPICLK — SPI output clock when it is configured as a master or SPI input clock when it is configured as a slave. RSTRT2 — SCC2 serial CAM interface output signal that marks the start of a frame.
PB[29] SPIMOSI		E16	Bidirectional (Optional: Open-drain)	General-Purpose I/O Port B Bit 29 — Bit 29 of the general-purpose I/O port B. SPIMOSI — SPI output data when it is configured as a master or SPI input data when it is configured as a slave.
PB[28] SPIMISO BRGO4		D19	Bidirectional (Optional: Open-drain)	General-Purpose I/O Port B Bit 28 — Bit 29 of the general-purpose I/O port B. I/O port B. SPIMISO — SPI input data when the TSPC860 is a master; SPI output data when it is a slave. BRGO4 — BRG4 output clock.
PB[27] I2CSDA BRGO1	Hi-Z	E19	Bidirectional (Optional: Open-drain)	General-Purpose I/O Port B Bit 27 — Bit 27 of the general-purpose I/O port B. I2CSDA — TWI serial data pin. Bidirectional; should be configured as an open-drain output. BRGO1 — BRG1 output clock.
PB[26] I2CSCL BRGO2		F19	Bidirectional (Optional: Open-drain)	General-Purpose I/O Port B Bit 26 — Bit 26 of the general-purpose I/O port B. I/O port B. I2CSCL — TWI serial clock pin. Bidirectional; should be configured as an open-drain output. BRGO2 — BRG2 output clock.
PB[25] SMTXD1		J16	Bidirectional (Optional: Open-drain)	General-Purpose I/O Port B Bit 25 — Bit 25 of the general-purpose I/O port B. SMTXD1 — SMC1 transmit data output.
PB[24] SMRXD1		J18	Bidirectional (Optional: Open-drain)	General-Purpose I/O Port B Bit 24 — Bit 24 of the general-purpose I/O port B. SMRXD1 — SMC1 receive data input.



### Table 1. Signal Descriptions (Continued)

Name	Reset	Number	Туре	Description
PB[14] RSTRT1		U18	Bidirectional	General-Purpose I/O Port B Bit 14 — Bit 14 of the general-purpose I/O port B. RSTRT1 — SCC1 serial CAM interface outputs that marks the start of a frame.
PC[15] DREQ0 RTS1 L1ST1		D16	Bidirectional	General-Purpose I/O Port C Bit 15 — Bit 15 of the general-purpose I/O port C. DREQ0 — IDMA channel 0 request input. RTS1 — Request to send modem line for SCC1. L1ST1 — One of four output strobes that can be generated by the serial interface.
PC[14] DREQ1 RTS2 L1ST2		D18	Bidirectional	General-Purpose I/O Port C Bit 14 — Bit 14 of the general-purpose I/O port C. DREQ1 — IDMA channel 1 request input. RTS2 — Request to send modem line for SCC2. L1ST2 — One of four output strobes that can be generated by the serial interface.
PC[13] L1RQB L1ST3		E18	Bidirectional	General-Purpose I/O Port C Bit 13 — Bit 13 of the general-purpose I/O port C. <u>L1RQB</u> — D-channel request signal for the serial interface TDM port B. L1ST3 — One of four output strobes that can be generated by the serial interface.
PC[12] L1RQA L1ST4		F18	Bidirectional	General-Purpose I/O Port C Bit 12 — Bit 12 of the general-purpose I/O port C. <u>L1RQA</u> — D-channel request signal for the serial interface TDM port A. L1ST4 — One of four output strobes that can be generated by the serial interface.
PC[11] CTS1		J19	Bidirectional	General-Purpose I/O Port C Bit 11 — Bit 11 of the general-purpose I/O port C. TCS1 — Clear to send modem line for SCC1.
PC[10] CD1 TGATE1	Hi-Z	K19	Bidirectional	General-Purpose I/O Port C Bit 10 — Bit 10 of the general-purpose I/O port C. $\overline{\text{CD1}}$ — Carrier detect modem line for SCC1. $\overline{\text{TGATE1}}$ — Timer 1/timer 2 gate signal.
PC[9] CTS2		L18	Bidirectional	General-Purpose I/O Port C Bit 9 — Bit 9 of the general-purpose I/O port C. TTS2 — Clear to send modem line for SCC2.
PC[8] CD2 TGATE2		M18	Bidirectional	General-Purpose I/O Port C Bit 8 — Bit 8 of the general-purpose I/O port C. CD2 — Carrier detect modem line for SCC2. TGATE2 — Timer 3/timer 4 gate signal.







Figure 17. External Bus Read Timing (GPCM Controlled – TRLX = '1', ACS = '10', ACS = '11')



**TSPC860** 



Figure 18. External Bus Write Timing (GPCM controlled – TRLX = '0', CSNT = '0')









#### Figure 23. Asynchronous UPWAIT Negated Detection in UPM Handled Cycles Timing



Figure 24. Synchronous External Master Access Timing – GPCM handled ACS = '00'













#### Table 11. PCMCIA Port Timing

		33 MHz		40 MHz		50 MHz		66 MHz		
Num	Characteristic	Min	Мах	Min	Max	Min	Max	Min	Max	Unit
P57	CLKOUT to OPx Valid	-	19	-	19	-	19	-	19	ns
P58	HRESET negated to OPx drive <sup>(1)</sup>	25.73	_	21.75	-	18	_	14.36	-	ns
P59	IP_Xx valid to CLKOUT Rising Edge	5	_	5	-	5	_	5	-	ns
P60	CLKOUT Rising Edge to IP_Xx invalid	1	-	1	-	1	-	1	-	ns

Note: 1. OP2 and OP3 only.





#### Figure 33. PCMCIA Input Port Timing



#### Table 12. Debug Port Timing

		All Frequencies		
Num	Characteristic	Min	Мах	Unit
P61	DSCK Cycle Time	3xT <sub>CLOCKOUT</sub>	-	_
P62	DSCK Clock Pulse Width	1.25xT <sub>CLOCKOUT</sub>	-	-
P63	DSCK Rise and Fall Times	0	3	ns
P64	DSDI Input Data Setup Time	8	Ι	ns
P65	DSDI Data Hold Time	5	-	ns
P66	DSCK Low to DSDO Data Valid	0	15	ns
P67	DSCK Low to DSDO Invalid	0	2	ns





### Figure 34. Debug Port Clock Input Timing



#### Figure 35. Debug Port Timings









Figure 38. Reset Timing – Debug Port Configuration IEEE 1149.1 Electrical Specifications







Figure 49. SDACK Timing Diagram – Peripheral Write, TA Sampled Low at the Falling Edge of the Clock

Figure 50. SDACK Timing Diagram – Peripheral Write, TA Sampled High at the Falling Edge of the Clock









TSPC860



**Figure 55.** SI Receive Timing with Double-Speed Clocking (DSC = 1)



### Figure 61. HDLC Bus Timing Diagram



### **Ethernet Electrical Specifications**

		All Freque		
Num	Characteristic	Min	Max	Unit
120	CLSN Width High	40	_	ns
121	RCLK1 Rise/Fall Time	_	15	ns
122	RCLK1 Width Low	40	_	ns
123	RCLK1 Clock Period <sup>(1)</sup>	80	120	ns
124	RXD1 Setup Time	20	_	ns
125	RXD1 Hold Time	5	_	ns
126	RENA Active Delay (From RCLK1 Rising Edge of the Last Data Bit)	10	_	ns
127	RENA Width Low	100	_	ns
128	TCLK1 Rise/Fall Time	_	15	ns
129	TCLK1 Width Low	40	_	ns
130	TCLK1 Clock Period <sup>(1)</sup>	99	101	ns
131	TXD1 Active Delay (From TCLK1 Rising Edge)	10	50	ns
132	TXD1 Inactive Delay (From TCLK1 Rising Edge)	10	50	ns
133	TENA Active Delay (From TCLK1 Rising Edge)	10	50	ns
134	TENA Inactive Delay (From TCLK1 Rising Edge)	10	50	ns
135	RSTRT Active Delay (From TCLK1 Falling Edge)	10	50	ns
136	RSTRT Inactive Delay (From TCLK1 Falling Edge)	10	50	ns
137	REJECT Width Low	1	-	CLK
138	CLKO1 Low to SDACK Asserted <sup>(2)</sup>	-	20	ns
139	CLKO1 Low to SDACK Negated <sup>(2)</sup>	-	20	ns

Notes: 1. The ratio SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 2/1

2. SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.



# Preparation For Delivery

Packaging	Microcircuits are prepared for delivery in accordance with MIL-PRF-38535.						
Certificate of Compliance	Atmel offers a certificate of compliances with each ship ucts are in compliance either with MIL-STD-883 and tested at temperature extremes for the entire temperat	oment of parts, affirming the prod- guarantying the parameters not ture range.					
Power Consideration	The average chip-junction temperature, Tj, in °C can be obtained from the eq Tj = T <sub>A</sub> + (P <sub>D</sub> · $O_{JA}$ ) (1)						
	where						
	$T_A = Ambient temperature, °C$						
	$O_{JA}$ = Package thermal resistance, junction to ambient	t, °C/W					
	$P_{D} = P_{INT} + P_{I/O}$						
	$P_{INT} = I_{DD} \times V_{DD}$ , watts – chip internal power						
	$P_{I/O}$ = Power dissipation on input and output pins – use	er determined					
	For most applications $P_{I/O} < 0.3 \cdot P_{INT}$ and can be n approximate relationship between $P_D$ and $T_J$ is:	eglected. If $P_{I/O}$ is neglected, an					
	$P_D = K \div (T_J + 273^\circ C)$	(2)					
	Solving equations (1) and (2) for K gives: $K = P_{D} \cdot T (T_{A} + 273^{\circ}C) + O_{JA} \cdot P_{D}^{2}$	(3)					
	where K is a constant pertaining to the particular part. tion (3) by measuring $P_D$ (at equilibrium) for a know values of $P_D$ and $T_J$ can be obtained by solving equat value of $T_A$ .	K can be determined from equa- vn $T_A$ . Using this value of K, the ions (1) and (2) iteratively for any					
Layout Practices	Each V <sub>CC</sub> pin on the TSPC860 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V <sub>CC</sub> power supply should be bypassed to ground using at least four 0.1 $\mu$ F bypass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V <sub>CC</sub> and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V <sub>CC</sub> and GND planes.						
	All output pins on the TSPC860 have fast rise and fall interconnection length should be minimized in order to tions caused by these fast output switching times. T applies to the address and data busses. Maximum P recommended. Capacitance calculations should com parasitic capacitances due to the PC traces. Attention the parasitic capacitance current in systems with highe loads create higher transient current in the V <sub>CC</sub> and inputs or signals that will be inputs during reset. Specific mize the noise levels on the PLL supply pins.	Il times. Printed circuit (PC) trace o minimize undershoot and reflec- this recommendation particularly C trace lengths of six inches are asider all device loads as well as to proper PCB layout and bypass- r capacitive loads because these GND circuits. Pull up all unused cial care should be taken to mini-					



# Software Compatibility Issues

The following list summarizes the major software differences between the TS68EN360 QUICC and the TSPC860 PowerQUICC:

- Since the TSPC860 PowerQUICC uses an Embedded PowerPC Core, code written for the TS68EN360 must be recompiled for the PowerPC instruction set. Code which accesses the TS68EN360 peripherals requires only minor modifications for use with the TSPC860. Although the functions performed by the PowerQUICC SIU are similar to those performed by the QUICC SIM, the initialization sequence for the SIU is different and therefore code that accesses the SIU must be rewritten. Many developers of 68K compilers now provide compilers which also support the PowerPC architecture.
- The addition of the MAC function to the TSPC860 CPM block to support the needs of higher performance communication software is the only major difference between the CPM on the TS68EN360 and that on the TSPC860. Therefore the registers used to initialize the QUICC CPM are similar to the TSPC860 CPM, but there are some minor changes necessary for supporting the MAC function.
- When porting code from the TS68EN360 CPM to the TSPC860 CPM, the software writer will find new options for hardware breakpoint on CPU commands, address, and serial request which are useful for software debugging. Support for single step operation with all the registers of the CPM visible makes software development for the CPM on the TSPC860 processor even simpler.

#### TSPC860 PowerQUICC Glueless System Design

A fundamental design goal of the TSPC860 PowerQUICC was ease of interface to other system components. Figure 72 on page 80 shows a system configuration that offers one EPROM, one flash EPROM, and supports two DRAM SIMMs. Depending on the capacitance on the system bus, external buffers may be required. From a logic standpoint, however, a glueless system is maintained.



#### Figure 73. TSPC860 System Configuration

