





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SCI, SPI, USB OTG
Peripherals	LVD, PWM, WDT
Number of I/O	65
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x12b; D/A 1x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51je256vll

Table 2. MCF51JE256/128 Functional Units

Function
Used to output voltage levels.
Measures analog voltages at up to 12 bits of resolution. The ADC has up to 12 single-ended inputs.
Precisely trigger the DAC FIFO buffer.
Provides expansion capability for off-chip memory and peripherals.
Supports the USB On-the-Go dual-role controller.
Infrared output used for the Remote Controller operation.
Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources.
Provides single pin debugging interface (part of the V1 ColdFire core).
Executes programs and interrupt handlers.
Analog comparators for comparing external analog signals against each other, or a variety of reference levels.
Software Watchdog.
Single-pin high-priority interrupt (part of the V1 ColdFire core).
High-speed CRC calculation.
Provides debugging and emulation capabilities (part of the V1 ColdFire core).
Provides storage for program code, constants, and variables.
Supports standard IIC communications protocol and SMBus.
Controls and prioritizes all device interrupts.
Keyboard Interfaces 1 and 2.
Provides an interrupt to the ColdFire V1 CORE in the event that the supply voltage drops below a critical value. The LVD can also be programmed to reset the device upon a low voltage event.
The Voltage Reference output is available for both on- and off-chip use.
Provides stack and variable storage.
Allows for I/O port access at CPU clock speeds. RGPIO is used to implement GPIO functionality.
Serial communications UARTs capable of supporting RS-232 and LIN protocols.

# 2 Pinouts and Pin Assignments

# 2.1 104-Pin MAPBGA

The following figure shows the 104-pin MAPBGA pinout configuration.

	1	2	3	4	5	6	7	8	9	10	11	
Α	PTF6	PTF7	USB_DP	USB_DM	VUSB33	PTF4	PTF3	FB_AD12	PTJ7	PTJ5	PTJ4	A
В	PTG0	PTA0	PTG3	VBUS	PTF5	PTJ6	PTH0	PTE5	PTF0	PTF1	PTF2	В
С	IRO	PTG4	PTA6	PTG2	PTG6	PTG5	PTG7	PTH1	PTE4	PTE6	PTE7	С
D	PTA5	PTA4	PTB1	VDD1		VDD2		VDD3	PTA1	PTE3	PTE2	D
E	VSSA	PTA7	PTB0						PTA2	PTJ3	PTE1	E
F	VREFL			PTG1				PTC7	PTJ2	PTJ0	PTJ1	F
G	ADP2								PTD5	PTD7	PTE0	G
н			PTA3	VSS1		VSS2		VSS3	PTD4	PTD3	PTD2	н
J	ADP0		PTH7	PTH6	PTH4	PTH3	PTH2	PTD6	PTC2	PTC0	PTC1	J
κ			ADP1	PTH5	PTB6	PTB7	PTC3	PTD1	PTC4	PTC5	PTC6	κ
L	ADP3	DACO		VREFO	VREFH	VDDA	PTB3	PTB2	PTD0	PTB5	PTB4	L
	1	2	3	4	5	6	7	8	9	10	11	

Figure 2. 104-Pin MAPBGA

# 2.3 81-Pin MAPBGA

The following figure shows the 81-pin MAPBGA pinout configuration.

	1	2	3	4	5	6	7	8	9	
Α	IRO	PTG0	PTF6	USB_DP	VBUS	VUSB33	PTF4	PTF3	PTE4	A
В	PTF7	PTA0	PTG1	USB_DM	PTF5	PTE7	PTF1	PTF0	PTE3	В
С	PTA4	PTA5	PTA6	PTA1	PTF2	PTE6	PTE5	PTE2	PTE1	С
D		PTA7	PTB0	PTB1	PTA2	PTA3	PTD5	PTD7	PTE0	D
E				VDD2	VDD3	VDD1	PTD2	PTD3	PTD6	E
F		ADP2		VSS2	VSS3	VSS1	PTB7	PTC7	PTD4	F
G	ADP0	DACO	ADP3		VREFO	PTB6	PTC0	PTC1	PTC2	G
Н			ADP1		PTC3	PTC4	PTD0	PTC5	PTC6	н
J	VSSA	VREFL	VREFH	VDDA	PTB2	PTB3	PTD1	PTB4	PTB5	J
•	1	2	3	4	5	6	7	8	9	=

Figure 4. 81-Pin MAPBGA

# 2.4 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.




Figure 5. 80-Pin LQFP Pinout

MCF51JE256 Datasheet, Rev. 4

Table 3. Package Pin Assignments (continued)

	Pacl	kage						
104 MAPB GA	100 LQFP	81 MAPB GA	80 LQFP	Default Function	Alternate 1	Alternate 2	Alternate 3	Composite Pin Name
G10	66	D8	55	PTD7	USB_PULL UP(D+)	RX1	_	PTD7/USB_PULLUP(D+) /RX1
G11	67	D9	56	PTE0	KBI2P3	FB_ALE	FB_CS1	PTE0/KBI2P3/FB_ALE/ FB_CS1
F10	68	_	_	PTJ0	FB_AD2	_	_	PTJ0/FB_AD2
F11	69	_	_	PTJ1	FB_AD3	_	_	PTJ1/FB_AD3
F9	70	_	_	PTJ2	FB_AD4	_	_	PTJ2/FB_AD4
E10	71	_	_	PTJ3	RGPIOP12	FB_AD5	_	PTJ3/RGPIOP12/FB_AD5
E11	72	C9	57	PTE1	KBI2P4	RGPIOP13	FB_AD6	PTE1/KBI2P4/RGPIOP13/ FB_AD6
D11	73	C8	58	PTE2	KBI2P5	RGPIOP14	FB_AD7	PTE2/KBI2P5/RGPIOP14/ FB_AD7
D10	74	B9	59	PTE3	KBI2P6	FB_AD8	_	PTE3/KBI2P6/FB_AD8
C9	75	A9	60	PTE4	CMPP3	TPMCLK	IRQ	PTE4/CMPP3/TPMCLK/VPP/ IRQ
H8	76	F5	61	VSS3	_	_	_	VSS3
D8	77	E5	62	VDD3	_	_	_	VDD3
B8	78	C7	63	PTE5	FB_D7	USB_ SESSVLD	TX2	PTE5/FB_D7/USB_SESSVLD/ TX2
C10	79	C6	64	PTE6	FB_RW	USB_ SESSEND	RX2	PTE6/FB_RW_b/ USB_SESSEND/RX2
C11	80	В6	65	PTE7	USB_VBUS VLD	TPM2CH3	_	PTE7/USB_VBUSVLD/ TPM2CH3
В9	81	B8	66	PTF0	USB_ID	TPM2CH2	_	PTF0/USB_ID/TPM2CH2
B10	82	В7	67	PTF1	RX2	USB_DP_ DOWN	TPM2CH1	PTF1/RX2/USB_DP_DOWN/ TPM2CH1
B11	83	C5	68	PTF2	TX2	USB_DM_ DOWN	TPM2CH0	PTF2/TX2/USB_DM_DOWN/ TPM2CH0
A11	84		_	PTJ4	RGPIOP15	FB_AD16	_	PTJ4/RGPIOP15/FB_AD16
A10	85	_	_	PTJ5	FB_AD15	_	_	PTJ5/FB_AD15
B6	86	_	_	PTJ6	FB_AD14	_	_	PTJ6/FB_AD14
A9	87	_	_	PTJ7	FB_AD13	_	_	PTJ7/FB_AD13
A8	88	_	_	FB_AD12		_	_	FB_AD12
A7	89	A8	69	PTF3	SCL	FB_D5	FB_AD11	PTF3/SCL/FB_D5/FB_AD11
A6	90	A7	70	PTF4	SDA	FB_D4	FB_AD10	PTF4/SDA/FB_D4/FB_AD10
B5	91	B5	71	PTF5	KBI2P7	FB_D3	FB_AD9	PTF5/KBI2P7/FB_D3/FB_AD9
A5	92	A6	72	VUSB33	_	_	_	VUSB33
A4	93	B4	73	USB_DM	_	_	_	USB_DM
A3	94	A4	74	USB_DP	_	_	_	USB_DP
B4	95	A5	75	VBUS	_	_	_	VBUS

## **Pinouts and Pin Assignments**

Table 3. Package Pin Assignments (continued)

	Pacl	kage						
104 MAPB GA	100 LQFP	81 MAPB GA	80 LQFP	Default Function	Alternate 1	Alternate 2	Alternate 3	Composite Pin Name
H4	96	F6	76	VSS1	_		_	VSS1
D4	97	E6	77	VDD1	_	_	_	VDD1
A1	98	А3	78	PTF6	MOSI1	_	_	PTF6/MOSI1
A2	99	B1	79	PTF7	MISO1	_	_	PTF7/MISO1
B1	100	A2	80	PTG0	SPSCK1	_	_	PTG0/SPSCK1
F4	_	В3	_	PTG1	USB_SESS END	_	_	PTG1/USB_SESSEND
C4	_	_	-	PTG2	USB_DM_D OWN	_	_	PTG2/USB_DM_DOWN
В3	_	_	_	PTG3	USB_DP_D OWN	_	_	PTG3/USB_DP_DOWN
C2	_	_	ı	PTG4	USB_SESS VLD	_	_	PTG4/USB_SESSVLD

**Table 5. Absolute Maximum Ratings** 

#	Rating	Symbol	Value	Unit
1	Supply voltage	$V_{DD}$	-0.3 to 3.8	V
2	Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
3	Digital Input voltage	V <sub>In</sub>	$-0.3$ to $V_{DD} + 0.3$	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA
5	Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

# 3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

 $<sup>^2</sup>$   $\,$  All functional non-supply pins are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}$ 

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

# 3.4 ESD Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series Resistance	R1	1500	Ω
Human Body	Storage Capacitance	С	100	pF
	Number of Pulse per pin — 3 Series Resistance R1 0	3	_	
	Series Resistance	R1	0	Ω
Machine	Storage Capacitance	С	200	pF
	Number of Pulse per pin	_	3	_
Latch-up	Minimum input voltage limit	_	-2.5	V
Laton-up	Maximum input voltage limit	_	7.5	V

Table 7. ESD and Latch-up Test Conditions

Table 8. ESD and Latch-Up Protection Characteristics

#	Rating	Symbol	Minimum	Maximum	Unit	С
1	Human Body Model (HBM)	V <sub>HBM</sub>	±2000	_	V	Т
2	Machine Model (MM)	V <sub>MM</sub>	±200	_	V	Т
3	Charge Device Model (CDM)	V <sub>CDM</sub>	±500	_	V	Т
4	Latch-up Current at T <sub>A</sub> = 125°C	I <sub>LAT</sub>	±100		mA	Т

# 3.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

### **Table 9. DC Characteristics**

#	Symbol	Cha	racteristic	Condition	Minimum	Typical <sup>1</sup>	Maximum	Unit	С
1	_	Operating Voltage		_	1.8 <sup>2</sup>	_	3.6	V	_
2	V <sub>OH</sub>	Output high voltage	All I/O pins, low-drive st	rength					
				$V_{DD} \ge 1.8 \text{ V},$ $I_{Load} = -600  \mu\text{A}$	V <sub>DD</sub> – 0.5	_	_	V	С
		_	All I/O pins, high-drive s	trength					
				$V_{DD} \ge 2.7 \text{ V},$ $I_{Load} = -10 \text{ mA}$	V <sub>DD</sub> – 0.5	_	_	V	Р
				$V_{DD} \ge 2.3 \text{ V},$ $I_{Load} = -6 \text{ mA}$	V <sub>DD</sub> – 0.5	1	1	٧	Т
				$V_{DD} \ge 1.8V$ , $I_{Load} = -3 \text{ mA}$	V <sub>DD</sub> – 0.5		1	٧	С
3	I <sub>OHT</sub>	Output high current	Max total I <sub>OH</sub> for all port						
				_	_		100	mA	D
4	V <sub>OL</sub>	Output low voltage	All I/O pins, low-drive st	rength					
				$V_{DD} \ge 1.8 \text{ V},$ $I_{Load} = 600  \mu\text{A}$	_	_	0.5	٧	С
		-	All I/O pins, high-drive s	trength					
				$V_{DD} \ge 2.7 \text{ V},$ $I_{Load} = 10 \text{ mA}$	_	_	0.5	V	Р
				$V_{DD} \ge 2.3 \text{ V},$ $I_{Load} = 6 \text{ mA}$	_	_	0.5	٧	Т
				$V_{DD} \ge 1.8 \text{ V},$ $I_{Load} = 3 \text{ mA}$	_	1	0.5	٧	С
5	I <sub>OLT</sub>	Output low current	Max total I <sub>OL</sub> for all port	s					
				_	_		100	mA	D
6	$V_{IH}$	Input high voltage	all digital inputs						
				$V_{DD} > 2.7 \text{ V}$	0.70 x V <sub>DD</sub>	_		٧	Р
				$V_{DD} > 1.8 \text{ V}$	0.85 x V <sub>DD</sub>			>	С
7	$V_{IL}$	Input low voltage	all digital inputs						
				$V_{DD} > 2.7 \text{ V}$	_		0.35 x V <sub>DD</sub>	V	Р
				V <sub>DD</sub> >1.8 V	_		0.30 x V <sub>DD</sub>	V	С
8	V <sub>hys</sub>	Input hysteresis	all digital inputs	_	0.06 x V <sub>DD</sub>		_	mV	С
9	I <sub>In</sub>	Input leakage current	all input only pins (Per pin)	$V_{In} = V_{DD}$ or $V_{SS}$	_	_	0.5	μА	Р
10	I <sub>OZ</sub>	Hi-Z (off-state) leakage current <sup>3</sup>	all input/output (per pin)	$V_{In} = V_{DD}$ or $V_{SS}$	_	0.003	0.5	μΑ	Р

# MCF51JE256 Datasheet, Rev. 4

Table 9. DC Characteristics (continued)

#	Symbol	Ch	aracteristic	Condition	Minimum	Typical <sup>1</sup>	Maximum	Unit	С
11	R <sub>PU</sub>	Pull-up resistors	all digital inputs, when enabled	_	17.5	_	52.5	kΩ	Р
12	R <sub>PD</sub>	Internal pull-down resistors <sup>4</sup>		_	17.5	_	52.5	kΩ	Р
13		DC injection	Single pin limit	$V_{SS} > V_{IN} > V_{DD}$	-0.2	_	0.2	mA	
	I <sub>IC</sub>	current <sup>5, 6, 7</sup>	Total MCU limit, includes sum of all stressed pins	$V_{SS} > V_{IN} > V_{DD}$	-5	_	5	mA	D
14	C <sub>In</sub>	Input Capacitano	e, all pins	_	_	_	8	pF	С
15	$V_{RAM}$	RAM retention vo	oltage	_	_	0.6	1.0	V	С
16	V <sub>POR</sub>	POR re-arm volta	age <sup>8</sup>	_	0.9	1.4	1.79	V	С
17	t <sub>POR</sub>	POR re-arm time	)	_	10	_	_	μS	D
18	$V_{LVDH}$	Low-voltage dete	ection threshold — high rang	ge <sup>9</sup>	1			ı	
			-	V <sub>DD</sub> falling	2.11	2.16	2.22	V	Р
			-	V <sub>DD</sub> rising	2.16	2.21	2.27	V	Р
19	V <sub>LVDL</sub>	Low-voltage dete	ection threshold — low rang	e <sup>9</sup>	1				
			-	V <sub>DD</sub> falling	1.80	1.82	1.91	V	Р
			-	V <sub>DD</sub> rising	1.86	1.90	1.99	V	Р
20	V <sub>LVWH</sub>	Low-voltage war	ning threshold — high range	e <sup>9</sup>		1			
			•	V <sub>DD</sub> falling	2.36	2.46	2.56	V	Р
			-	V <sub>DD</sub> rising	2.36	2.46	2.56	V	Р
21	V <sub>LVWL</sub>	Low-voltage war	ning threshold — low range	9	1				
			-	V <sub>DD</sub> falling	2.11	2.16	2.22	V	Р
			-	V <sub>DD</sub> rising	2.16	2.21	2.27	V	Р
22	V <sub>hys</sub>	Low-voltage inhil hysteresis <sup>10</sup>	oit reset/recover	_	_	50	_	mV	С
23	$V_{BG}$	Bandgap Voltage	e Reference <sup>11</sup>	_	1.145	1.17	1.195	V	Р

<sup>&</sup>lt;sup>1</sup> Typical values are measured at 25°C. Characterized, not tested

As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V<sub>LVDL</sub>.

Ooes not include analog module pins. Dedicated analog pins should not be pulled to VDD or VSS and should be left floating when not used to reduce current leakage.

<sup>&</sup>lt;sup>4</sup> Measured with V<sub>In</sub> = V<sub>DD</sub>.

 $<sup>^{5}</sup>$  All functional non-supply pins are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}, except$  PTD1.

<sup>&</sup>lt;sup>6</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

#### 3.6 **Supply Current Characteristics**

**Table 10. Supply Current Characteristics** 

#	Symbol	Parameter	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Maximum	Unit	Temperature (°C)	С
1	RI <sub>DD</sub>	Run supply current FEI mode, all modules ON <sup>2</sup>							
			25.165 MHz	3	44	48	mA	-40 to 25	Р
			25.165 MHz	3	44	48	mA	105	Р
			20 MHz	3	32.3	_	mA	-40 to 105	Т
			8 MHz	3	16.4	_	mA	-40 to 105	Т
			1 MHz	3	2.9	_	mA	-40 to 105	Т
2	RI <sub>DD</sub>	Run supply current FEI mode, all modules OFF <sup>3</sup>							
			25.165 MHz	3	29	29.6	mA	-40 to 105	С
			20 MHz	3	25.4	_	mA	-40 to 105	Т
			8 MHz	3	12.7	_	mA	-40 to 105	Т
			1 MHz	3	2.4	_	mA	-40 to 105	Т
3	RI <sub>DD</sub>	Run supply current LPR=0, all modules OFF <sup>3</sup>							
			16 kHz FBI	3	232	280	μΑ	-40 to 105	Т
			16 kHz FBE	3	231	296	μΑ	-40 to 105	Т
4	RI <sub>DD</sub>	Run supply current LPR=1, all modules OFF <sup>3</sup>							
			16 kHz BLPE	3	74	75	μΑ	0 to 70	Т
			16 kHz BLPE	3	74	120	μА	-40 to 105	Т
5	WI <sub>DD</sub>	Wait mode supply current FEI mode, all modules OFF <sup>3</sup>			•				
			25.165 MHz	3	16.5	_	mA	40 to 105	С
			20 MHz	3	10.3	_	mA	40 to 105	Т
			8 MHz	3	6.6	_	mA	40 to 105	Т
			1 MHz	3	1.7	_	mA	40 to 105	Т

<sup>8</sup> Maximum is highest voltage that POR is guaranteed.9 Run at 1 MHz bus frequency.

<sup>&</sup>lt;sup>10</sup> Low voltage detection and warning limits measured at 1 MHz bus frequency.

<sup>&</sup>lt;sup>11</sup> Factory trimmed at  $V_{DD} = 3.0 \text{ V}$ , Temp = 25°C.

**Table 10. Supply Current Characteristics (continued)** 

#	Symbol	Parameter	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Maximum	Unit	Temperature (°C)	С
6	S2I <sub>DD</sub>	Stop2 mode supply current <sup>4</sup>							
			N/A	3	0.410	1	μΑ	-40 to 25	Р
			N/A	3	3.7	10	μΑ	70	С
			N/A	3	10	20	μΑ	85	С
			N/A	3	21	31.5	μΑ	105	Р
			N/A	2	0.410	0.640	μΑ	-40 to 25	С
			N/A	2	3.4	9	μΑ	70	С
			N/A	2	9.5	18	μΑ	85	С
			N/A	2	20	30	μΑ	105	С
7	S3I <sub>DD</sub>	Stop3 mode supply current No clocks active	N/A	3	0.750	1.3	μΑ	-40 to 25	Р
			N/A	3	8.5	18	μΑ	70	С
			N/A	3	20	28	μΑ	85	С
			N/A	3	53	63	μΑ	105	Р
			N/A	2	0.400	0.900	μΑ	-40 to 25	С
			N/A	2	8.2	16	μΑ	70	С
			N/A	2	18	26	μΑ	85	С
			N/A	2	47	59	μΑ	105	С

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

**Table 11. Stop Mode Adders** 

#	Parameter	Parameter Condition		Tem	Units	С			
<b>"</b>	i arameter	Condition	-40	25	70	85	105	Office	
1	LPO	_	50	75	100	150	250	nA	D
2	EREFSTEN	RANGE = HGO = 0	600	650	750	850	1000	nA	D
3	IREFSTEN <sup>1</sup>	_	_	73	80	93	125	μΑ	Т
4	TOD	Does not include clock source current	50	75	100	150	250	nA	D

<sup>&</sup>lt;sup>2</sup> ON = System Clock Gating Control registers turn on system clock to the corresponding modules.

<sup>&</sup>lt;sup>3</sup> OFF = System Clock Gating Control registers turn off system clock to the corresponding modules.

<sup>&</sup>lt;sup>4</sup> All digital pins must be configured to a known state to prevent floating pins from adding current. Smaller packages may have some pins that are not bonded out; however, software must still be configured to the largest pin package available so that all pins are in a known state. Otherwise, floating pins that are not bonded in the smaller packages may result in a higher current draw. NOTE: I/O pins are configured to output low; input-only pins are configured to pullup-enabled. IRO pin connects to ground. FB\_AD12 pin is pullup-enabled. DACO, and VREFO pins are at reset state and unconnected.




Figure 8. ADC Input Impedance Equivalency Diagram

Table 16. 12-bit SAR ADC Characteristics full operating range  $(V_{REFH} = V_{DDAD}, V_{REFL} = V_{SSAD})$ 

#	Symbol	Characteristic	Conditions <sup>1</sup>	Minimum	Typical <sup>2</sup>	Maximum	Unit	С
			ADLPC=1, ADHSC=0	_	215	_	μΑ	Т
1	1	Supply Current (ADLSMP=0,	ADLPC=0, ADHSC=0	_	470	_	μΑ	Т
'	I <sub>DDAD</sub>	ADCO=1)	ADLPC=0, ADHSC=1	_	610	_	μΑ	Т
			Stop, Reset, Module Off	_	0.01	_	μΑ	С
		ADC	ADLPC=1, ADHSC=0	_	2.4	_	MHz	Р
2	f <sub>ADACK</sub>	Asynchronous Clock Source	ADLPC=0, ADHSC=0	_	5.2	_	MHz	Р
	(t <sub>ADA</sub>	(t <sub>ADACK</sub> ) =1/f <sub>ADACK</sub> )	ADLPC=0, ADHSC=1	_	6.2	_	MHz	Р
3	_	Sample Time — S	See Reference Manual for samp	ole times.				
4	_	Conversion Time	— See Rreference Manual for o	conversion t	imes.			
		Total Unadjusted	12-bit single-ended mode	_	±1.75	±3.5	LSB <sup>3</sup>	Т
_	T. 15	Error 32x Hardware	10-bit single-ended mode	_	±0.8	±1.5	LSB <sup>3</sup>	Т
5	5 TUE	Averaging (AVGE = %1 AVGS = %11)	8-bit single-ended mode	_	±0.5	±1.0	LSB <sup>3</sup>	Т
			12-bit single-ended mode	_	±0.7	±1	LSB <sup>3</sup>	Т
6		Differential Non-Linearity	10-bit single-ended mode	_	±0.5	±0.75	LSB <sup>3</sup>	Т
			8-bit single-ended mode	_	±0.2	±0.5	LSB <sup>3</sup>	Т

MCF51JE256 Datasheet, Rev. 4

Table 16. 12-bit SAR ADC Characteristics full operating range  $(V_{REFH} = V_{DDAD}, V_{REFL} = V_{SSAD})$  (continued)

#	Symbol	Characteristic	Conditions <sup>1</sup>	Minimum	Typical <sup>2</sup>	Maximum	Unit	С
			12-bit single-ended mode	_	±1.0	±2.5	LSB <sup>3</sup>	Т
7	INL	Integral Non-Linearity	10-bit single-ended mode	_	±0.5	±1.0	LSB <sup>3</sup>	Т
			8-bit single-ended mode	_	±0.3	±0.5	LSB <sup>3</sup>	Т
			12-bit single-ended mode	_	±0.7	±2.0	LSB <sup>3</sup>	Т
8	E <sub>ZS</sub>	Zero-Scale Error $(V_{ADIN} = V_{SSAD})$	10-bit single-ended mode	_	±0.4	±1.0	LSB <sup>3</sup>	Т
		ADIN GOAD	8-bit single-ended mode	_	±0.2	±0.5	LSB <sup>3</sup>	Т
			12-bit single-ended mode	_	±1.0	±3.5	LSB <sup>3</sup>	Т
9	E <sub>FS</sub>	Full-Scale Error $(V_{ADIN} = V_{DDAD})$	10-bit single-ended mode	_	±0.4	±1.5	LSB <sup>3</sup>	Т
		ADIN BUAD	8-bit single-ended mode	_	±0.2	±0.5	LSB <sup>3</sup>	Т
10	EQ	Quantization Error	All modes	_	_	±0.5	LSB <sup>3</sup>	D
11	E <sub>IL</sub>	Input Leakage Error (I <sub>In</sub> = leakage current (refer to DC Characteristics)	All modes	I <sub>In</sub> * R <sub>AS</sub>		mV	D	
12	m	Temp Sensor	-40°C to 25°C	_	1.646	_	mV/xC	С
12	""	Slope	25°C to 125°C	_	1.769	_	mV/xC	С
13	V <sub>TEMP25</sub>	Temp Sensor Voltage	25°C	_	701.2	_	mV	С

All accuracy numbers assume the ADC is calibrated with V<sub>REFH</sub>=V<sub>DDAD</sub>.

# 3.10 MCG and External Oscillator (XOSC) Characteristics

Table 17. MCG (Temperature Range = −40 to 105°C Ambient)

#	Rating		Symbol	Min	Typical	Max	Unit	С
1	Internal reference startup time		t <sub>irefst</sub>	_	55	100	μS	D
1 /	Average internal reference frequency	factory trimmed at VDD=3.0V and temp=25°C	f <sub>int_ft</sub>	_	31.25	_	kHz	С
			31.25	_	39.0625	KHz	С	
		Low range (DRS=00)	f <sub>dco_t</sub>	16	_	20	MHz	С
3	DCO output frequency range -	Mid range (DRS=01)	'aco_t	32	_	40	MHz	С
	trimmed	High range <sup>1</sup> (DRS=10)		40	_	60	MHz	С
	Resolution of trimmed DCO output	with FTRIM	4.6	_	± 0.1	± 0.2	%f <sub>dco</sub>	С
	frequency at fixed voltage and temperature	without FTRIM	∆f <sub>dco_res_t</sub>	_	± 0.2	± 0.4	%f <sub>dco</sub>	С

Typical values assume V<sub>DDAD</sub> = 3.0V, Temp = 25°C, f<sub>ADCK</sub>=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>&</sup>lt;sup>3</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

Table 17. MCG (Temperature Range = −40 to 105°C Ambient) (continued)

#	Rating		Symbol	Min	Typical	Max	Unit	С
	Total deviation of trimmed DCO	over voltage and temperature		_	± 1.0	± 2	%f <sub>dco</sub>	Р
5	output frequency over voltage and temperature	over fixed voltage and temp range of 0 - 70 °C	nd temp range	_	± 0.5	± 1	%f <sub>dco</sub>	С
6	Acquisition time	FLL <sup>2</sup>	t <sub>fll_acquire</sub>	_	_	1	ms	С
0		PLL <sup>3</sup>	t <sub>pll_acquire</sub>	_	_	1	ms	D
7	Long term Jitter of DCO output clock (averaged over 2mS interval) <sup>4</sup>		C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>	С
8	VCO operating frequency		f <sub>vco</sub>	7.0	_	55.0	MHz	D
9	PLL reference frequency range		f <sub>pll_ref</sub>	1.0	_	2.0	MHz	D
10	Jitter of PLL output clock measured over 625 ns	Long term	f <sub>pll_jitter_625</sub>	_	0.566 <sup>4</sup>	_	%fpll	D
11	Lock frequency tolerance	Entry <sup>5</sup>	D <sub>lock</sub>	± 1.49	_	± 2.98	%	D
' '	Lock frequency tolerance	Exit <sup>6</sup>	D <sub>unl</sub>	± 4.47	_	± 5.97	%	D
12	Lock time	FLL	t <sub>fll_lock</sub>	_	_	t <sub>fll_acquire+</sub> 1075(1/ <sup>f</sup> int_t)	s	D
12	LOOK WITE	PLL	t <sub>pll_lock</sub>	_	_	t <sub>pll_acquire+</sub> 1075(1/ <sup>f</sup> pll_ref)	Ø	D
13	Loss of external clock minimum frequency - RANGE = 0		f <sub>loc_low</sub>	(3/5) x f <sub>int_t</sub>	_	_	kHz	D
14	Loss of external clock minimum frequency	uency - RANGE = 1	f <sub>loc_high</sub>	(16/5) x f <sub>int_t</sub>	_	_	kHz	D

 $<sup>^{\</sup>rm 1}$   $\,$  This should not exceed the maximum CPU frequency of 50.33 MHz.

This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>BUS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.

<sup>&</sup>lt;sup>5</sup> Below D<sub>lock</sub> minimum, the MCG is guaranteed to enter lock. Above D<sub>lock</sub> maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.

<sup>&</sup>lt;sup>6</sup> Below D<sub>unl</sub> minimum, the MCG will not exit lock if already in lock. Above D<sub>unl</sub> maximum, the MCG is guaranteed to exit lock.

Table 18. XOSC (Temperature Range = −40 to 105°C Ambient)

#	Characteristic			Minimum	Typical <sup>1</sup>	Maximum	Unit
		• Low range (RANGE = 0)	f <sub>lo</sub>	32	_	38.4	kHz
		High range (RANGE = 1),     FEE or FBE mode <sup>2</sup>	f <sub>hi-fll</sub>	1	_	5	MHz
1	Oscillator crystal or resonator	High range (RANGE = 1),     PEE or PBE mode <sup>3</sup>	f <sub>hi-pll</sub>	1	_	16	MHz
	(EREFS = 1, ERCLKEN = 1)	<ul> <li>High range (RANGE = 1),</li> <li>High gain (HGO = 1),</li> <li>FBELP mode</li> </ul>	f <sub>hi-hgo</sub>	1	_	16	MHz
		<ul> <li>High range (RANGE = 1),</li> <li>Low power (HGO = 0),</li> <li>FBELP mode</li> </ul>	f <sub>hi-lp</sub>	1	_	8	MHz
2	Load capacitors				See No	ote <sup>4</sup>	
3	Feedback resistor	Low range (32 kHz to 38.4 kHz)	R <sub>F</sub>	_	10	_	MO
3		High range (1 MHz to 16 MHz)	_	_	1	_	ΜΩ
4	Series resistor — Low range	Low Gain (HGO = 0)	D.	_	0	_	kΩ
4		High Gain (HGO = 1)	R <sub>S</sub>	_	100	_	KS2
		• Low Gain (HGO = 0)		_	0	_	
		High Gain (HGO = 1)					
5	Series resistor — High range	≥ 8 MHz	R <sub>S</sub>	_	0	0	kΩ
		4 MHz		_	0	10	1
		1 MHz		_	0	20	
		Low range, low gain (RANGE=0,HGO=0)		_	200	_	
6	Crystal start-up time <sup>5, 6</sup>	Low range, high gain (RANGE=0,HGO=1)	t CSTL	_	400	_	
0	Crystal start-up time 5,5	High range, low gain (RANGE=1,HGO=0)	t	_	5	_	ms
		High range, high gain (RANGE=1, HGO=1)	t <sub>CSTH</sub>	_	15	_	

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

MCF51JE256 Datasheet, Rev. 4


When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>&</sup>lt;sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

<sup>&</sup>lt;sup>4</sup> See crystal or resonator manufacturer's recommendation.

<sup>&</sup>lt;sup>5</sup> This parameter is characterized and not tested on each device.


<sup>&</sup>lt;sup>6</sup> Proper PC board layout procedures must be followed to achieve specifications.



#### NOTES:

- 1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI Master Timing (CPHA = 0)



#### NOTES:

- 1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 16. SPI Master Timing (CPHA = 1)

Table 26. VREF Limited Range Operating Behaviors

#	Characteristic	Symbol	Minimum	Maximum	Unit	С
1	Voltage Reference Output with Factory Trim	V <sub>out</sub>	1.149	1.152	mV	Т
2	Temperature Drift (Vmin – Vmax Temperature range from 0° C to 50° C	Tdrift	_	3	mV <sup>1</sup>	Т

<sup>&</sup>lt;sup>1</sup> See typical chart that follows (Figure 19).

Figure 19. Typical VREF Output vs Temperature

Open a browser to the Freescale® website (http://www.freescale.com), and enter the appropriate document number (from Table 28) in the "Enter Keyword" search box at the top of the page.

#### **Revision History** 5

This section lists major changes between versions of the MCF51JE256 Data Sheet.

**Table 29. Revision History** 

Revision	Date	Description
0	March/April 09	Initial Draft
1	July 2009	<ul> <li>Revised to follow standard template.</li> <li>Removed extraneous headings from the TOC.</li> <li>Corrected units for Monotoncity to be blank in for the DAC specification.</li> <li>Updated ADC characteristic tables to include 16-Bit SAR in headings.</li> </ul>
2	July 2009	Changed MCG (XOSC) Electricals Table - Row 2, Average Internal Reference Frequency typical value from 32.768 to 31.25
3	April 2010	<ul> <li>Updated Thermal Characteristics table. Reinserted the 81 and 104 MapBGA devices.</li> <li>Revised the ESD and Latch-Up Protection Characeristic description to read: Latch-up Current at TA = 125°C.</li> <li>Changed Table 9. DC Characteristics rows 2 and 4, to 1.8 V, ILoad = -600 mA conditions to 1.8 V, ILoad = 600 µA respectively.</li> <li>Corrected the 16-bit SAR ADC Operating Condition table Ref Voltage High Min value to be 1.13 instead of 1.15.</li> <li>Updated the ADC electricals.</li> <li>Inserted the Mini-FlexBus Timing Specifications.</li> <li>Added a Temp Drift parameter to the VREF Electrical Specifications.</li> <li>Removed the S08 Naming Convention diagram.</li> <li>Updated the Orderable Part Number Summary to include the Freescale Part Number suffixes.</li> <li>Completed the Package Description table values.</li> <li>Changed the 80LQFP package drawing from 98ARL10530D to 98ASS23174W.</li> <li>Updated electrical characteristic data.</li> </ul>

#### How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

**USA/Europe or Locations Not Listed:** 

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF51JE256

Rev. 4 08/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009-2012. All rights reserved.

