



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SCI, SPI, USB OTG
Peripherals	LVD, PWM, WDT
Number of I/O	48
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x12b; D/A 1x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	81-LBGA
Supplier Device Package	81-MAPBGA (10x10)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51je256vmb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Features**

## 1 Features

The following table provides a cross-comparison of the features of the MCF51JE256/128 according to package.

Table 1. MCF51JE Features by MCU and Package

Feature		MCF51	JE256		MCF5	MCF51JE128	
FLASH size (bytes)		262	144		131	072	
RAM size (bytes)		32	2K		32	2K	
Pin quantity	104 100 81 80 81 80						
Programmable Analog Comparator (PRACMP)			y	es		•	
Debug Module (DBG)			y	es			
Multipurpose Clock Generator (MCG)			y	es			
Inter-Integrated Communication (IIC)			y	es			
Interrupt Request Pin (IRQ)			y	es			
Keyboard Interrupt (KBI)			1	6			
Digital General purpose I/O <sup>1</sup>	69	65	48	47	48	47	
Power and Ground Pins			-	3			
Time Of Day (TOD)			y	es			
Serial Communications (SCI1)			y	es			
Serial Communications (SCI2)			y	es			
Serial Peripheral Interface (SPI1(FIFO))			y	es			
Serial Peripheral Interface(SPI2)			y	es			
Carrier Modulator Timer pin (IRO)			y	es			
Programmable Delay Block (PDB)			y	es			
TPM input clock pin (TPMCLK)			y	es			
TPM1 channels				4			
TPM2 channels				4			
XOSC1			y	es			
XOSC2			y	es			
USBOTG			y	es			
MiniFlex Bus	y€	es		DA	ATA		
Rapid GPIO	1	6		,	9		
ADC single-ended channels			1	2			
DAC ouput pin (DACO)			y	es			
Voltage reference output pin (VREFO)			y	es			

Port I/O count does not include BLMS, BKGD and IRQ. BLMS BKGD are Output only, IRQ is input only.

The following table describes the functional units of the MCF51JE256/128.

Table 2. MCF51JE256/128 Functional Units

Unit	Function
DAC (digital to analog converter)	Used to output voltage levels.
12-BIT SAR ADC (analog-to-digital converter)	Measures analog voltages at up to 12 bits of resolution. The ADC has up to 12 single-ended inputs.
PDB (Programmable Delay Block)	Precisely trigger the DAC FIFO buffer.
Mini-FlexBus	Provides expansion capability for off-chip memory and peripherals.
USB On-the-Go	Supports the USB On-the-Go dual-role controller.
CMT (Carrier Modulator Timer)	Infrared output used for the Remote Controller operation.
MCG (Multipurpose Clock Generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources.
BDM (Background Debug Module)	Provides single pin debugging interface (part of the V1 ColdFire core).
CF1 CORE (V1 ColdFire Core)	Executes programs and interrupt handlers.
PRACMP	Analog comparators for comparing external analog signals against each other, or a variety of reference levels.
COP (Computer Operating Properly)	Software Watchdog.
IRQ (Interrupt Request)	Single-pin high-priority interrupt (part of the V1 ColdFire core).
CRC (Cyclic Redundancy Check)	High-speed CRC calculation.
DBG (Debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core).
FLASH (Flash Memory)	Provides storage for program code, constants, and variables.
IIC (Inter-integrated Circuits)	Supports standard IIC communications protocol and SMBus.
INTC (Interrupt Controller)	Controls and prioritizes all device interrupts.
KBI1 & KBI2	Keyboard Interfaces 1 and 2.
LVD (Low-voltage Detect)	Provides an interrupt to the ColdFire V1 CORE in the event that the supply voltage drops below a critical value. The LVD can also be programmed to reset the device upon a low voltage event.
VREF (Voltage Reference)	The Voltage Reference output is available for both on- and off-chip use.
RAM (Random-Access Memory)	Provides stack and variable storage.
RGPIO (Rapid General-purpose Input/output)	Allows for I/O port access at CPU clock speeds. RGPIO is used to implement GPIO functionality.
SCI1, SCI2 (Serial Communications Interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols.
SIM (system integration unit)	
1	•

#### **Features**

## Table 2. MCF51JE256/128 Functional Units (continued)

Unit	Function
SPI1 (FIFO), SPI2 (Serial Peripheral Interfaces)	SPI1 and SPI2 provide standard master/slave capability. SPI contains a FIFO buffer in order to increase the throughput for this peripheral.
TPM1, TPM2 (Timer/PWM Module)	Timer/PWM module can be used for a variety of generic timer operations as well as pulse-width modulation.
VREG (Voltage Regulator)	Controls power management across the device.
XOSC1 and XOSC2 (Crystal Oscillators)	These devices incorporate redundant crystal oscillators. One is intended primarily for use by the TOD, and the other by the CPU and other peripherals.

# 2 Pinouts and Pin Assignments

## 2.1 104-Pin MAPBGA

The following figure shows the 104-pin MAPBGA pinout configuration.

	1	2	3	4	5	6	7	8	9	10	11	
Α	PTF6	PTF7	USB_DP	USB_DM	VUSB33	PTF4	PTF3	FB_AD12	PTJ7	PTJ5	PTJ4	A
В	PTG0	PTA0	PTG3	VBUS	PTF5	PTJ6	PTH0	PTE5	PTF0	PTF1	PTF2	В
С	IRO	PTG4	PTA6	PTG2	PTG6	PTG5	PTG7	PTH1	PTE4	PTE6	PTE7	С
D	PTA5	PTA4	PTB1	VDD1		VDD2		VDD3	PTA1	PTE3	PTE2	D
E	VSSA	PTA7	PTB0						PTA2	PTJ3	PTE1	E
F	VREFL			PTG1				PTC7	PTJ2	PTJ0	PTJ1	F
G	ADP2								PTD5	PTD7	PTE0	G
н			PTA3	VSS1		VSS2		VSS3	PTD4	PTD3	PTD2	н
J	ADP0		PTH7	PTH6	PTH4	PTH3	PTH2	PTD6	PTC2	PTC0	PTC1	J
κ			ADP1	PTH5	PTB6	PTB7	PTC3	PTD1	PTC4	PTC5	PTC6	κ
L	ADP3	DACO		VREFO	VREFH	VDDA	PTB3	PTB2	PTD0	PTB5	PTB4	L
	1	2	3	4	5	6	7	8	9	10	11	

Figure 2. 104-Pin MAPBGA

### 2.4 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.




Figure 5. 80-Pin LQFP Pinout

### **Pinouts and Pin Assignments**

Table 3. Package Pin Assignments (continued)

Package								
104 MAPB GA	100 LQFP	81 MAPB GA	80 LQFP	Default Function	Alternate 1	Alternate 2	Alternate 3	Composite Pin Name
L5	35	J3	30	VREFH	_	_	_	VREFH
L6	36	J4	31	VDDA	_	_	_	VDDA
H6	37	F4	32	VSS2	_	_	_	VSS2
L8	38	J5	33	PTB2	EXTAL1	_	_	PTB2/EXTAL1
L7	39	J6	34	PTB3	XTAL1	_	_	PTB3/XTAL1
D6	40	E4	35	VDD2	_	_	_	VDD2
L11	41	J8	36	PTB4	EXTAL2	_	_	PTB4/EXTAL2
L10	42	J9	37	PTB5	XTAL2	_	_	PTB5/XTAL2
K5	43	G6	38	PTB6	KBI1P3	RGPIOP0	FB_AD17	PTB6/KBI1P3/RGPIOP0/ FB_AD17
K6	44	F7	39	PTB7	KBI1P4	RGPIOP1	FB_AD0	PTB7/KBI1P4/RGPIOP1/ FB_AD0
J7	45	_	_	PTH2	RGPIOP2	FB_D7	_	PTH2/RGPIOP2/FB_D7
J6	46	_	_	PTH3	RGPIOP3	FB_D6	_	PTH3/RGPIOP3/FB_D6
J5	47	_	_	PTH4	RGPIOP4	FB_D5	_	PTH4/RGPIOP4/FB_D5
K4	48	_	_	PTH5	RGPIOP5	FB_D4	_	PTH5/RGPIOP5/FB_D4
J4	49	_	_	PTH6	RGPIOP6	FB_D3	_	PTH6/RGPIOP6/FB_D3
J3	50	_	_	PTH7	RGPIOP7	FB_D2	_	PTH7/RGPIOP7/FB_D2
J10	51	G7	40	PTC0	MOSI2	FB_OE	FB_CS0	PTC0/MOSI2/FB_OE/ FB_CS0
J11	52	G8	41	PTC1	MISO2	FB_D0	FB_AD1	PTC1/MISO2/FB_D0/FB_AD1
J9	53	G9	42	PTC2	KBI1P5	SPSCK2	ADP6	PTC2/KBI1P5/SPSCK2/ADP6
K7	54	H5	43	PTC3	KBI1P6	SS2	ADP7	PTC3/KBI1P6/SS2/ADP7
K9	55	H6	44	PTC4	KBI1P7	CMPP0	ADP8	PTC4/KBI1P7/CMPP0/ADP8
K10	56	H8	45	PTC5	KBI2P0	CMPP1	ADP9	PTC5/KBI2P0/CMPP1/ADP9
K11	57	H9	46	PTC6	KBI2P1	PRACMPO	ADP10	PTC6/KBI2P1/PRACMPO/ ADP10
F8	58	F8	47	PTC7	KBI2P2	CLKOUT	ADP11	PTC7/KBI2P2/CLKOUT/ADP11
L9	59	H7	48	PTD0	BKGD	MS	_	PTD0/BKGD/MS
K8	60	J7	49	PTD1	CMPP2	RESET	_	PTD1/CMPP2/RESET
H11	61	E7	50	PTD2	USB_ALTCL K	RGPIOP8	TPM1CH0	PTD2/USB_ALTCLK/RGPIOP8/ TPM1CH0
H10	62	E8	51	PTD3	USB_PULL UP(D+)	RGPIOP9	TPM1CH1	PTD3/USB_PULLUP(D+)/ RGPIOP9/TPM1CH1
H9	63	F9	52	PTD4	SDA	RGPIOP10	TPM1CH2	PTD4/SDA/RGPIOP10/ TPM1CH2
G9	64	D7	53	PTD5	SCL	RGPIOP11	TPM1CH3	PTD5/SCL/RGPIOP11/ TPM1CH3
J8	65	E9	54	PTD6	USB_ALTCL K	TX1	_	PTD6/USB_ALTCLK/TX1

Table 3. Package Pin Assignments (continued)

	Pacl	kage						
104 MAPB GA	100 LQFP	81 MAPB GA	80 LQFP	Default Function	Alternate 1	Alternate 2	Alternate 3	Composite Pin Name
G10	66	D8	55	PTD7	USB_PULL UP(D+)	RX1	_	PTD7/USB_PULLUP(D+) /RX1
G11	67	D9	56	PTE0	KBI2P3	FB_ALE	FB_CS1	PTE0/KBI2P3/FB_ALE/ FB_CS1
F10	68	_	_	PTJ0	FB_AD2	_	_	PTJ0/FB_AD2
F11	69	_	_	PTJ1	FB_AD3	_	_	PTJ1/FB_AD3
F9	70	_	_	PTJ2	FB_AD4	_	_	PTJ2/FB_AD4
E10	71	_	_	PTJ3	RGPIOP12	FB_AD5	_	PTJ3/RGPIOP12/FB_AD5
E11	72	C9	57	PTE1	KBI2P4	RGPIOP13	FB_AD6	PTE1/KBI2P4/RGPIOP13/ FB_AD6
D11	73	C8	58	PTE2	KBI2P5	RGPIOP14	FB_AD7	PTE2/KBI2P5/RGPIOP14/ FB_AD7
D10	74	B9	59	PTE3	KBI2P6	FB_AD8	_	PTE3/KBI2P6/FB_AD8
C9	75	A9	60	PTE4	CMPP3	TPMCLK	IRQ	PTE4/CMPP3/TPMCLK/VPP/ IRQ
H8	76	F5	61	VSS3	_	_	_	VSS3
D8	77	E5	62	VDD3	_	_	_	VDD3
B8	78	C7	63	PTE5	FB_D7	USB_ SESSVLD	TX2	PTE5/FB_D7/USB_SESSVLD/ TX2
C10	79	C6	64	PTE6	FB_RW	USB_ SESSEND	RX2	PTE6/FB_RW_b/ USB_SESSEND/RX2
C11	80	В6	65	PTE7	USB_VBUS VLD	TPM2CH3	_	PTE7/USB_VBUSVLD/ TPM2CH3
В9	81	B8	66	PTF0	USB_ID	TPM2CH2	_	PTF0/USB_ID/TPM2CH2
B10	82	В7	67	PTF1	RX2	USB_DP_ DOWN	TPM2CH1	PTF1/RX2/USB_DP_DOWN/ TPM2CH1
B11	83	C5	68	PTF2	TX2	USB_DM_ DOWN	TPM2CH0	PTF2/TX2/USB_DM_DOWN/ TPM2CH0
A11	84		_	PTJ4	RGPIOP15	FB_AD16	_	PTJ4/RGPIOP15/FB_AD16
A10	85	_	_	PTJ5	FB_AD15	_	_	PTJ5/FB_AD15
B6	86	_	_	PTJ6	FB_AD14	_	_	PTJ6/FB_AD14
A9	87	_	_	PTJ7	FB_AD13	_	_	PTJ7/FB_AD13
A8	88	_	_	FB_AD12		_	_	FB_AD12
A7	89	A8	69	PTF3	SCL	FB_D5	FB_AD11	PTF3/SCL/FB_D5/FB_AD11
A6	90	A7	70	PTF4	SDA	FB_D4	FB_AD10	PTF4/SDA/FB_D4/FB_AD10
B5	91	B5	71	PTF5	KBI2P7	FB_D3	FB_AD9	PTF5/KBI2P7/FB_D3/FB_AD9
A5	92	A6	72	VUSB33	_	_	_	VUSB33
A4	93	B4	73	USB_DM	_	_	_	USB_DM
A3	94	A4	74	USB_DP	_	_	_	USB_DP
B4	95	A5	75	VBUS	_	_	_	VBUS

#### **Preliminary Electrical Characteristics**

**Table 10. Supply Current Characteristics (continued)** 

#	Symbol	Parameter	Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Maximum	Unit	Temperature (°C)	С
6	S2I <sub>DD</sub>	Stop2 mode supply current <sup>4</sup>							
			N/A	3	0.410	1	μΑ	-40 to 25	Р
			N/A	3	3.7	10	μΑ	70	С
			N/A	3	10	20	μΑ	85	С
			N/A	3	21	31.5	μΑ	105	Р
			N/A	2	0.410	0.640	μΑ	-40 to 25	С
			N/A	2	3.4	9	μΑ	70	С
			N/A	2	9.5	18	μΑ	85	С
			N/A	2	20	30	μΑ	105	С
7	S3I <sub>DD</sub>	Stop3 mode supply current No clocks active	N/A	3	0.750	1.3	μΑ	-40 to 25	Р
			N/A	3	8.5	18	μΑ	70	С
			N/A	3	20	28	μΑ	85	С
			N/A	3	53	63	μΑ	105	Р
			N/A	2	0.400	0.900	μΑ	-40 to 25	С
			N/A	2	8.2	16	μΑ	70	С
			N/A	2	18	26	μΑ	85	С
			N/A	2	47	59	μΑ	105	С

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

**Table 11. Stop Mode Adders** 

#	Parameter	Condition		Tem		Units	С		
<b>"</b>	i arameter	Condition	-40	25	70	85	105	Office	
1	LPO	_	50	75	100	150	250	nA	D
2	EREFSTEN	RANGE = HGO = 0	600	650	750	850	1000	nA	D
3	IREFSTEN <sup>1</sup>	_	_	73	80	93	125	μΑ	Т
4	TOD	Does not include clock source current	50	75	100	150	250	nA	D

<sup>&</sup>lt;sup>2</sup> ON = System Clock Gating Control registers turn on system clock to the corresponding modules.

<sup>&</sup>lt;sup>3</sup> OFF = System Clock Gating Control registers turn off system clock to the corresponding modules.

<sup>&</sup>lt;sup>4</sup> All digital pins must be configured to a known state to prevent floating pins from adding current. Smaller packages may have some pins that are not bonded out; however, software must still be configured to the largest pin package available so that all pins are in a known state. Otherwise, floating pins that are not bonded in the smaller packages may result in a higher current draw. NOTE: I/O pins are configured to output low; input-only pins are configured to pullup-enabled. IRO pin connects to ground. FB\_AD12 pin is pullup-enabled. DACO, and VREFO pins are at reset state and unconnected.

Table 14. DAC 12-Bit Operating Behaviors

#	Characteristic	Symbol	Minimum	Typical	Maximum	Unit	С	Notes
1	Resolution	N	12	_	12	bit	Т	
2	Supply current low-power mode	I <sub>DDA_DAC</sub> LP	_	50	100	μА	Т	
3	Supply current high-power mode	I <sub>DDA_DAC</sub> HP		345	500	μΑ	Τ	
4	Full-scale Settling time (±1 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) low-power mode	Ts <sub>FS</sub> LP	1	ı	200	μς	Т	• V <sub>DDA</sub> = 3 V or 2.2 V • V <sub>REFSEL</sub> = 1 • Temperature = 25°C
5	Full-scale Settling time (±1 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) high-power mode	Ts <sub>FS</sub> HP	1	ı	30	μs	Т	• V <sub>DDA</sub> = 3 V or 2.2 V • V <sub>REFSEL</sub> = 1 • Temperature = 25°C
6	Code-to-code Settling time (±1 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) low-power mode	Ts <sub>C-C</sub> LP	1	_	5	μS	Т	• V <sub>DDA</sub> = 3 V or 2.2 V • V <sub>REFSEL</sub> = 1 • Temperature = 25°C
7	Code-to-code Settling time (±1 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) high-power mode	Ts <sub>C-C</sub> HP	_	1	_	μS	Т	<ul> <li>V<sub>DDA</sub> = 3 V or 2.2 V</li> <li>V<sub>REFSEL</sub> = 1</li> <li>Temperature = 25°C</li> </ul>
8	DAC output voltage range low (high-power mode, no load, DAC set to 0, 3 V at room temperature)	V <sub>dacoutl</sub>	_	_	100	mV	Т	
9	DAC output voltage range high (high-power mode, no load, DAC set to 0x0FFF)	V <sub>dacouth</sub>	V <sub>DACR</sub> -100	_	_	mV	Т	
10	Integral non-linearity error	INL	_	_	±8	LSB	Т	
11	Differential non-linearity error V <sub>DACR</sub> is > 2.4 V	DNL	_	_	±1	LSB	Т	
12	Offset error	E <sub>O</sub>	_	±0.4	±3	%FSR	Т	Calculated by a best fit curve from VSS + 100mV to V <sub>REFH</sub> -100mV
13	Gain error (V <sub>REF</sub> = V <sub>ext</sub> = V <sub>DD</sub> )	E <sub>G</sub>	_	±0.1	±0.5	%FSR	Т	Calculated by a best fit curve from VSS + 100mV to V <sub>REFH</sub> -100mV
14	Power supply rejection ratio $V_{DD} \ge 2.4 \text{ V}$	PSRR	60		_	dB	Т	

Table 15. 12-bit ADC Operating Conditions (continued)

#	Symb	Characteristic	Conditions	Minimum	Typical <sup>1</sup>	Maximum	Unit	С
5	V <sub>REFL</sub>	Ref Voltage Low	_	V <sub>SSAD</sub>	V <sub>SSAD</sub>	V <sub>SSAD</sub>	V	D
6	V <sub>ADIN</sub>	Input Voltage	_	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	D
7	C <sub>ADIN</sub>	Input Capacitance	_	_	4	5	pF	С
8	R <sub>ADIN</sub>	Input Resistance	_	_	2	5	kΩ	С
9	R <sub>AS</sub>	Analog Source R	esistance <sup>3</sup>					
			12 bit mode f <sub>ADCK</sub> > 8 MHz	_		1	kΩ	С
			4 MHz < f <sub>ADCK</sub> > 8 MHz	_	l	2	kΩ	С
			$f_{ADCK}$ < 4 MHz	_	_	5	$k\Omega$	С
			10-bit mode f <sub>ADCK</sub> > 8MHz	_	_	2	kΩ	С
			4 MHz < f <sub>ADCK</sub> < 8 MHz	_	_	5	kΩ	С
			f <sub>ADCK</sub> < 4 MHz	_	_	10	kΩ	С
			8-bit mode f <sub>ADCK</sub> > 8 MHz	_	_	5	kΩ	С
			f <sub>ADCK</sub> < 8 MHz	_	_	10	kΩ	С
10	f <sub>ADCK</sub>	ADC Conversion	Clock Freq.					
			High Speed (ADLPC=0, ADHSC=1)	1.0	_	8.0	MHz	D
			High Speed (ADLPC=0, ADHSC=0)	1.0	_	5.0	MHz	D
			Low Power (ADLPC=1, ADHSC=1)	1.0	_	2.5	MHz	D

Typical values assume V<sub>DDAD</sub> = 3.0V, Temp = 25°C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
 DC potential difference.

<sup>&</sup>lt;sup>3</sup> External to MCU. Assumes ADLSMP=0.

Table 16. 12-bit SAR ADC Characteristics full operating range  $(V_{REFH} = V_{DDAD}, V_{REFL} = V_{SSAD})$  (continued)

#	Symbol	Characteristic	Conditions <sup>1</sup>	Minimum	Typical <sup>2</sup>	Maximum	Unit	С
			12-bit single-ended mode	_	±1.0	±2.5	LSB <sup>3</sup>	Т
7	INL	Integral Non-Linearity	10-bit single-ended mode	_	±0.5	±1.0	LSB <sup>3</sup>	Т
		,	8-bit single-ended mode	_	±0.3	±0.5	LSB <sup>3</sup>	Т
			12-bit single-ended mode	_	±0.7	±2.0	LSB <sup>3</sup>	Т
8	E <sub>ZS</sub>	Zero-Scale Error $(V_{ADIN} = V_{SSAD})$	10-bit single-ended mode	_	±0.4	±1.0	LSB <sup>3</sup>	Т
		ADIN SOAD	8-bit single-ended mode	_	±0.2	±0.5	LSB <sup>3</sup>	Т
			12-bit single-ended mode	_	±1.0	±3.5	LSB <sup>3</sup>	Т
9	E <sub>FS</sub>	Full-Scale Error $(V_{ADIN} = V_{DDAD})$	10-bit single-ended mode	_	±0.4	±1.5	LSB <sup>3</sup>	Т
			8-bit single-ended mode	_	±0.2	±0.5	LSB <sup>3</sup>	Т
10	E <sub>Q</sub>	Quantization Error	All modes	_	— ±0.5		LSB <sup>3</sup>	D
11	E <sub>IL</sub>	Input Leakage Error (I <sub>In</sub> = leakage current (refer to DC Characteristics)	All modes	I <sub>In</sub> * R <sub>AS</sub>			mV	D
12	m	Temp Sensor	-40°C to 25°C	_	1.646	_	mV/xC	С
12	""	Slope	25°C to 125°C	_	1.769	_	mV/xC	С
13	V <sub>TEMP25</sub>	Temp Sensor Voltage	25°C	_	701.2	_	mV	С

All accuracy numbers assume the ADC is calibrated with V<sub>REFH</sub>=V<sub>DDAD</sub>.

## 3.10 MCG and External Oscillator (XOSC) Characteristics

Table 17. MCG (Temperature Range = −40 to 105°C Ambient)

#	Rating		Symbol	Min	Typical	Max	Unit	С
1	Internal reference startup time		t <sub>irefst</sub>	_	55	100	μS	D
1 /	Average internal reference frequency	factory trimmed at VDD=3.0V and temp=25°C	f <sub>int_ft</sub>	_	31.25	_	kHz	С
		user trimmed		31.25	_	39.0625	KHz	С
		Low range (DRS=00)	f <sub>dco_t</sub>	16	_	20	MHz	С
3	DCO output frequency range -	Mid range (DRS=01)	'aco_t	32	_	40	MHz	С
	trimmed	High range <sup>1</sup> (DRS=10)		40	_	60	MHz	С
	Resolution of trimmed DCO output	with FTRIM	A.E	_	± 0.1	± 0.2	%f <sub>dco</sub>	С
	frequency at fixed voltage and temperature	without FTRIM	∆f <sub>dco_res_t</sub>	_	± 0.2	± 0.4	%f <sub>dco</sub>	С

Typical values assume V<sub>DDAD</sub> = 3.0V, Temp = 25°C, f<sub>ADCK</sub>=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>&</sup>lt;sup>3</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

Table 18. XOSC (Temperature Range = −40 to 105°C Ambient)

#	Characteristic			Minimum	Typical <sup>1</sup>	Maximum	Unit
		• Low range (RANGE = 0)	f <sub>lo</sub>	32	_	38.4	kHz
	Oscillator crystal or resonator	High range (RANGE = 1),     FEE or FBE mode <sup>2</sup>	f <sub>hi-fll</sub>	1	_	5	MHz
1		High range (RANGE = 1),     PEE or PBE mode <sup>3</sup>	f <sub>hi-pll</sub>	1	_	16	MHz
	(EREFS = 1, ERCLKEN = 1)	<ul> <li>High range (RANGE = 1),</li> <li>High gain (HGO = 1),</li> <li>FBELP mode</li> </ul>	f <sub>hi-hgo</sub>	1	_	16	MHz
		<ul> <li>High range (RANGE = 1),</li> <li>Low power (HGO = 0),</li> <li>FBELP mode</li> </ul>	f <sub>hi-lp</sub>	1	_	8	MHz
2	Load capacitors				See No	ote <sup>4</sup>	
2	Feedback resistor	edback resistor Low range (32 kHz to 38.4 kHz)		_	10	_	
3		High range (1 MHz to 16 MHz)	_	_	1	_	ΜΩ
4	Series resistor — Low range	Low Gain (HGO = 0)	В	_	0	_	kΩ
4		High Gain (HGO = 1)	R <sub>S</sub>	_	100	_	
		• Low Gain (HGO = 0)		_	0	_	
		High Gain (HGO = 1)					kΩ
5	Series resistor — High range	≥ 8 MHz	R <sub>S</sub>	_	0	0	
		4 MHz		_	0	10	
		1 MHz		_	0	20	
		Low range, low gain (RANGE=0,HGO=0)		_	200	_	
6	Crystal start-up time <sup>5, 6</sup>	Low range, high gain (RANGE=0,HGO=1)	t CSTL	_	400	_	
		High range, low gain (RANGE=1,HGO=0)		_	5	_	ms
		High range, high gain (RANGE=1, HGO=1)	t <sub>CSTH</sub>	_	15	_	

<sup>&</sup>lt;sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

MCF51JE256 Datasheet, Rev. 4

When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>&</sup>lt;sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

<sup>&</sup>lt;sup>4</sup> See crystal or resonator manufacturer's recommendation.

<sup>&</sup>lt;sup>5</sup> This parameter is characterized and not tested on each device.

<sup>&</sup>lt;sup>6</sup> Proper PC board layout procedures must be followed to achieve specifications.

#### **Preliminary Electrical Characteristics**

## 3.11 Mini-FlexBus Timing Specifications

A multi-function external bus interface called Mini-FlexBus is provided with basic functionality to interface to slave-only devices up to a maximum bus frequency of 25.1666 MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices, a simple chip-select based interface can be used.

All processor bus timings are synchronous; that is, input setup/hold and output delay are given in respect to the rising edge of a reference clock, MB\_CLK. The MB\_CLK frequency is half the internal system bus frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-FlexBus output clock (MB\_CLK). All other timing relationships can be derived from these values.

Characteristic Symbol Min Max Unit C Frequency of Operation 25.1666 MHz Clock Period D MB1 39.73 ns Т Output Valid1 MB2 20 D MB3 Output Hold<sup>1</sup> 1.0 ns

22

10

Т

D

ns

ns

MB4

MB5

Table 19. Mini-FlexBus AC Timing Specifications

Input Setup<sup>2</sup>

Input Hold<sup>2</sup>

#

1

2

3

4

5

<sup>&</sup>lt;sup>1</sup> Specification is valid for all MB\_A[19:0], MB\_D[7:0], MB\_CS[1:0], MB\_OE, MB\_R/W, and MB\_ALE.

Specification is valid for all MB\_D[7:0].

### 3.12 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

## 3.12.1 Control Timing

**Table 20. Control Timing** 

#	Parameter		Symbol	Minimum	Typica I <sup>1</sup>	Maximum	Unit	С
1	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )							<u></u>
		V <sub>DD</sub> ≥ 1.8 V	f <sub>Bus</sub>	dc	_	10	MHz	D
		V <sub>DD</sub> > 2.1 V	f <sub>Bus</sub>	dc	_	20	MHz	D
		V <sub>DD</sub> > 2.4 V	f <sub>Bus</sub>	dc	_	25.165	MHz	D
2	Internal low-power oscillator period		t <sub>LPO</sub>	700	1000	1300	μS	Р
3	External reset pulse width <sup>2</sup>	(t <sub>cyc</sub> = 1/f <sub>Self_reset</sub> )	t <sub>extrst</sub>	100	_	_	ns	D
4	Reset low drive	•	t <sub>rstdrv</sub>	66 x t <sub>cyc</sub>	_	_	ns	D
5	Active background debug mode	latch setup time	t <sub>MSSU</sub>	500	_	_	ns	D
6	Active background debug mode	latch hold time	t <sub>MSH</sub>	100	_	_	ns	D
7	<ul> <li>IRQ pulse width</li> <li>Asynchronous path<sup>2</sup></li> <li>Synchronous path<sup>3</sup></li> </ul>		t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns	D
8	KBIPx pulse width  • Asynchronous path <sup>2</sup> • Synchronous path <sup>3</sup>		t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 x t <sub>cyc</sub>	_	_	ns	D
9	Port rise and fall time (load = 50 pF) <sup>4</sup>	, Low Drive	•					
		Slew rate control disabled (PTxSE = 0)	t <sub>Rise</sub> , t <sub>Fall</sub>	_	11	_	ns	D
		Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>	_	35	_	ns	D
		Slew rate control disabled (PTxSE = 0)	t <sub>Rise</sub> , t <sub>Fall</sub>	_	40	_	ns	D
		Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>	_	75	_	ns	D


 $<sup>^{1}</sup>$  Typical values are based on characterization data at V  $_{DD}$  = 5.0 V, 25  $^{\circ}C$  unless otherwise stated.

MCF51JE256 Datasheet, Rev. 4

<sup>&</sup>lt;sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.


This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $<sup>^4</sup>$  Timing is shown with respect to 20%  $\rm V_{DD}$  and 80%  $\rm V_{DD}$  levels. Temperature range –40  $^{\circ}C$  to 105  $^{\circ}C$ .



1. Not defined, but normally MSB of character just received

Figure 17. SPI Slave Timing (CPHA = 0)



NOTE:

1. Not defined, but normally LSB of character just received

Figure 18. SPI Slave Timing (CPHA = 1)

## 3.14 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device (MCF51JE256RM).

Maximum C # Characteristic Symbol **Minimum Typical** Unit Supply voltage for program/erase 1 D -40°C to 105°C 1.8 3.6 V<sub>prog/erase</sub> ٧ 2 Supply voltage for read operation 1.8 3.6 D  $V_{Read}$ 3 Internal FCLK frequency<sup>1</sup> 150 200 kHz D f<sub>ECLK</sub> Internal FCLK period (1/FCLK) 4 5 D 6.67 μS t<sub>Fcvc</sub> Byte program time (random location)<sup>2</sup> 5 Ρ 9 tproq t<sub>Fcvc</sub> Byte program time (burst mode)<sup>2</sup> Ρ 6 4 t<sub>Burst</sub>  $t_{Fcvc}$ Page erase time<sup>2</sup> Ρ 7 4000 t<sub>Page</sub> t<sub>Fcyc</sub> Mass erase time<sup>2</sup> 8 20,000 Р t<sub>Mass</sub> t<sub>Fcyc</sub> Program/erase endurance<sup>3</sup> 9  $T_L$  to  $T_H = -40$ °C to + 105°C 10.000 С cycles  $T = 25^{\circ}C$ 100,000 Data retention<sup>4</sup> 10 15 100 years C t<sub>D ret</sub>

Table 23. Flash Characteristics

### 3.15 USB Electricals

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

If the Freescale USB On-the-Go implementation has electrical characteristics that deviate from the standard or require additional information, this space would be used to communicate that information.

Maximu # Characteristic **Symbol** Minimum С **Typical** Unit m 1 Regulator operating voltage 3.9 5.5 ٧ С  $V_{regin}$ 2 VREG output 3 3.3 3.75 V Р  $V_{regout}$ 

Table 24. Internal USB 3.3 V Voltage Regulator Characteristics

MCF51JE256 Datasheet, Rev. 4

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for flash was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.

Table 24. Internal USB 3.3 V Voltage Regulator Characteristics (continued)

#	Characteristic	Symbol	Minimum	Typical	Maximu m	Unit	С
3	V <sub>USB33</sub> input with internal VREG disabled	V <sub>usb33in</sub>	3	3.3	3.6	V	С
4	VREG Quiescent Current	I <sub>VRQ</sub>	_	0.5	_	mA	С

# 3.16 VREF Electrical Specifications

**Table 25. VREF Electrical Specifications** 

#	Characteristic	Symbol	Minimum	Maximum	Unit	С
1	Supply voltage	$V_{DDA}$	1.80	3.6	V	С
2	Temperature	T <sub>A</sub>	-40	105	°C	С
3	Output Load Capacitance	C <sub>L</sub>	_	100	nf	D
4	Maximum Load	_	_	10	mA	_
5	Voltage Reference Output with Factory Trim. $V_{\rm DD} = 3 \ \rm V.$	Vout	1.148	1.152	V	Р
6	Temperature Drift (Vmin - Vmax across the full temperature range)	Tdrift	_	25	mV <sup>1</sup>	Т
7	Aging Coefficient <sup>2</sup>	Ac	_	60	μV/year	С
8	Powered down Current (Off Mode, VREFEN = 0, VRSTEN = 0)	I	_	0.10	μΑ	С
9	Bandgap only (MODE_LV[1:0] = 00)	l	_	75	μΑ	Т
10	Low-Power buffer (MODE_LV[1:0] = 01)	I	_	125	μΑ	Т
11	Tight-Regulation buffer (MODE_LV[1:0] = 10)	I	_	1.1	mA	Т
12	Load Regulation (MODE_LV = 10)	_	_	100	μV/mA	С
13	Line Regulation MODE = 1:0, Tight Regulation VDD < 2.3 V, Delta VDDA = 100 mV, VREFH = 1.2 V driven externally with VREFO disabled. (Power Supply Rejection	DC	70	_	dB	С

<sup>1</sup> See typical chart below.

Linear reliability model (1008 hours stress at  $125^{\circ}$ C = 10 years operating life) used to calculate Aging  $\mu$ V/year. Vrefo data recorded per month.

### **Preliminary Electrical Characteristics**

Table 26. VREF Limited Range Operating Behaviors

#	Characteristic	Symbol	Minimum	Maximum	Unit	С
1	Voltage Reference Output with Factory Trim	V <sub>out</sub>	1.149	1.152	mV	Т
2	Temperature Drift (Vmin – Vmax Temperature range from 0° C to 50° C	Tdrift	_	3	mV <sup>1</sup>	Т

<sup>&</sup>lt;sup>1</sup> See typical chart that follows (Figure 19).

Figure 19. Typical VREF Output vs Temperature



Figure 20. Typical VREF Output vs  ${
m V}_{
m DD}$ 

MCF51JE256 Datasheet, Rev. 4

Open a browser to the Freescale® website (http://www.freescale.com), and enter the appropriate document number (from Table 28) in the "Enter Keyword" search box at the top of the page.

#### **Revision History** 5

This section lists major changes between versions of the MCF51JE256 Data Sheet.

**Table 29. Revision History** 

Revision	Date	Description
0	March/April 09	Initial Draft
1	July 2009	<ul> <li>Revised to follow standard template.</li> <li>Removed extraneous headings from the TOC.</li> <li>Corrected units for Monotoncity to be blank in for the DAC specification.</li> <li>Updated ADC characteristic tables to include 16-Bit SAR in headings.</li> </ul>
2	July 2009	Changed MCG (XOSC) Electricals Table - Row 2, Average Internal Reference Frequency typical value from 32.768 to 31.25
3	April 2010	<ul> <li>Updated Thermal Characteristics table. Reinserted the 81 and 104 MapBGA devices.</li> <li>Revised the ESD and Latch-Up Protection Characeristic description to read: Latch-up Current at TA = 125°C.</li> <li>Changed Table 9. DC Characteristics rows 2 and 4, to 1.8 V, ILoad = -600 mA conditions to 1.8 V, ILoad = 600 μA respectively.</li> <li>Corrected the 16-bit SAR ADC Operating Condition table Ref Voltage High Min value to be 1.13 instead of 1.15.</li> <li>Updated the ADC electricals.</li> <li>Inserted the Mini-FlexBus Timing Specifications.</li> <li>Added a Temp Drift parameter to the VREF Electrical Specifications.</li> <li>Removed the S08 Naming Convention diagram.</li> <li>Updated the Orderable Part Number Summary to include the Freescale Part Number suffixes.</li> <li>Completed the Package Description table values.</li> <li>Changed the 80LQFP package drawing from 98ARL10530D to 98ASS23174W.</li> <li>Updated electrical characteristic data.</li> </ul>