



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 11x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1933-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagram – 28-Pin SPDIP/SOIC/SSOP (PIC16F1933, PIC16LF1933)

VPP/MCLR/RE3 [1 RA0 [2 RA1 [3 RA2 [4 RA3 [5		28 RB7/ICSPDAT 27 RB6/ICSPCLK 26 RB5 25 RB4 24 RB3
RA4 6 RA5 7 Vss 8 RA7 9 RA6 10 RC0 11 RC1 12 RC2 13 RC3 14	PIC16F1933 PIC16LF1933	23 RB2 22 RB1 21 RB0 20 VDD 19 VSS 18 RC7 17 RC6 16 RC5 15 RC4

Pin Diagram – 28-Pin QFN/UQFN (PIC16F1933, PIC16LF1933)



TABLE 3-4: PIC16(L)F1933 MEMORY MAP, BANKS 8-15

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	INDF0	480h	INDF0	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDF0	780h	INDF0
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
404h	FSR0L	484h	FSR0L	504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L
405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
40Bh	INTCON	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch	—	48Ch	_	50Ch	_	58Ch	_	60Ch	—	68Ch	_	70Ch	—	78Ch	_
40Dh	_	48Dh		50Dh	—	58Dh	_	60Dh		68Dh		70Dh	—	78Dh	—
40Eh	—	48Eh	_	50Eh	_	58Eh	_	60Eh	—	68Eh	_	70Eh	_	78Eh	_
40Fh	_	48Fh		50Fh		58Fh	—	60Fh		68Fh		70Fh	_	78Fh	
410h	—	490h		510h	—	590h	—	610h	—	690h	_	710h	—	790h	—
411h	_	491h		511h	_	591h	_	611h		691h	_	711h	—	791h	
412h	_	492h		512h	—	592h	—	612h	—	692h	_	712h	—	792h	
413h	—	493h	—	513h	—	593h	—	613h	—	693h	—	713h	—	793h	
414h		494h		514h	—	594h	—	614h	—	694h	_	714h	—	794h	
415h	TMR4	495h		515h	—	595h	—	615h	—	695h	_	715h	—	795h	
416h	PR4	496h		516h	—	596h	—	616h	—	696h	_	716h	—	796h	
417h	14CON	497h		517h	_	597h	_	617h	—	697h	_	717h	_	797h	
418h	_	498h		518h	_	598h	_	618h	—	698h	_	718h	_	798h	
419h	_	499h		519h	—	599h	—	619h	—	699h	_	719h	—	799h	
41Ah	—	49Ah	—	51Ah	—	59Ah	—	61Ah	—	69Ah	—	71Ah	—	79Ah	
41Bh	—	49Bh		51Bh	—	59Bh	—	61Bh	—	69Bh		71Bh	—	79Bh	See Table 3-7
41Ch	IMR6	49Ch		51Ch	_	59Ch	_	61Ch	—	69Ch	_	71Ch	_	79Ch	
41Dh	PR6	49Dh		51Dh	_	59Dh	_	61Dh	—	69Dh	_	71Dh	_	79Dh	
41Eh	16CON	49Eh		51Eh	—	59Eh	—	61Eh	—	69Eh		71Eh	—	79Eh	
41Fh	—	49Fh		51Fh	—	59Fh	—	61Fh	—	69Fh		71Fh	—	79Fh	
420h		4A0n		520n		5AUN		620N		6AUN		720n		7A0n	
	Unimplemented														
	Read as 10		Read as 10"		Read as 10										
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses														
	70h – 7Fh														
47Eb		4FFh		57Fh		5EEb		67Eb		6EEb		77Eb		7EEb	

Legend: = Unimplemented data memory locations, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 8											
400h ⁽²⁾	INDF0	Addressing (not a phys	this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mer	nory		XXXX XXXX	XXXX XXXX
401h ⁽²⁾	INDF1	Addressing (not a phys	this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mer	nory		XXXX XXXX	XXXX XXXX
402h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa.	nt Byte					0000 0000	0000 0000
403h ⁽²⁾	STATUS	—	—	—	TO	PD	Z	DC	С	1 1000	q quuu
404h ⁽²⁾	FSR0L	Indirect Dat	ta Memory Ad	ddress 0 Low	Pointer					0000 0000	uuuu uuuu
405h ⁽²⁾	FSR0H	Indirect Dat	ta Memory Ad	ddress 0 High	Pointer					0000 0000	0000 0000
406h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ad	ddress 1 Low	Pointer					0000 0000	uuuu uuuu
407h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ad	ddress 1 High	Pointer					0000 0000	0000 0000
408h ⁽²⁾	BSR	—	—	—			BSR<4:0>			0 0000	0 0000
409h ⁽²⁾	WREG	Working Re	egister							0000 0000	uuuu uuuu
40Ah ^(1, 2)	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
40Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
40Ch	—	Unimpleme	ented							_	_
40Dh	—	Unimpleme	ented							_	_
40Eh	—	Unimpleme	ented							—	—
40Fh	—	Unimpleme	ented							_	—
410h	—	Unimpleme	ented							_	_
411h	—	Unimpleme	ented							_	_
412h	—	Unimpleme	ented							_	_
413h	—	Unimpleme	ented							_	_
414h	—	Unimpleme	ented							_	_
415h	TMR4	Timer 4 Mo	dule Register	r						0000 0000	0000 0000
416h	PR4	Timer 4 Per	riod Register							1111 1111	1111 1111
417h	T4CON	_		T4OUTI	PS<3:0>		TMR4ON	T4CKP	S<1:0>	-000 0000	-000 0000
418h	—	Unimpleme	ented							_	_
419h	—	Unimpleme	ented							_	_
41Ah	—	Unimpleme	ented							_	_
41Bh	—	Unimpleme	ented							_	_
41Ch	TMR6	Timer 6 Mo	dule Register	r						0000 0000	0000 0000
41Dh	PR6	Timer 6 Per	riod Register							1111 1111	1111 1111
41Eh	T6CON	_		T6OUTI	PS<3:0>		TMR6ON	T6CKP	S<1:0>	-000 0000	-000 0000
41Fh	_	Unimpleme	ented							_	_

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-9**:

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

3: Unimplemented, read as '1'.

FIGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC/→	LFINTOSC (FSCM and WDT disabled)
MFINTOSC	
HFINTOSC/ MFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
HFINTOSC/→ MFINTOSC	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC/ MFINTOSC	2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC →	HFINTOSC/MFINTOSC
LFINTOSC	
	Start-up Time '2-cycle Sync ' Running
HFINTOSC/ MFINTOSC	
IRCF <3:0>	= 0 X ≠ 0
System Clock	

7.6.3 PIE3 REGISTER

REGISTER 7-4:	PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3
---------------	--

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	_
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at					R/Value at all ot	her Resets	
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	Unimplemen	ted: Read as '	D'				
bit 6	CCP5IE: CCI	P5 Interrupt En	able bit				
	1 = Enables	the CCP5 inter	rupt				
	0 = Disables	the CCP5 inter	rupt				
bit 5	CCP4IE: CCI	P4 Interrupt En	able bit				
	1 = Enables 0 = Disables	the CCP4 inter	rupt				
bit 4	CCP3IF: CCI	P3 Interrupt En	able bit				
	1 = Enables	the CCP3 inter	rupt				
	0 = Disables	the CCP3 inter	rupt				
bit 3	TMR6IE: TM	R6 to PR6 Mate	ch Interrupt E	nable bit			
	1 = Enables	the TMR6 to Pl	R6 match inte	errupt			
	0 = Disables	the TMR6 to P	R6 match inte	errupt			
bit 2	Unimplemen	ted: Read as '	כ'				
bit 1	TMR4IE: TMI	R4 to PR4 Mate	ch Interrupt E	nable bit			
	1 = Enables	the TMR4 to Pl	R4 match inte	errupt			
h # 0			\mathbf{R}_{4} match inte	errupt			
	unimpiemen	neu: Read as	J				
							
Note: Bit	PEIE of the IN	TCON register	must be				
set	to enable any	peripneral inter	rupt.				

11.7 Register Definitions: Data EEPROM Control

REGISTER 11-1: EEDATL: EEPROM DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			FEDA	AT<7:0>			
h:+ 7				(1 - 1 . 0 -			L:1 0
DIT 7							DIt U
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '	0'	
u = Bit is unchang	ed	x = Bit is unknown		-n/n = Value at	POR and BOR/Va	lue at all other Re	esets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 EEDAT<7:0>: Read/Write Value for EEPROM Data Byte or Least Significant bits of Program Memory

REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			EEDA	.T<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented:	Read as	'0
	•••••••••••••••••••••••••••••••••••••••		~

bit 5-0 **EEDAT<13:8>**: Read/Write Value for Most Significant bits of Program Memory

REGISTER 11-3: EEADRL: EEPROM ADDRESS LOW BYTE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | EEADI | R<7:0> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

EEADR<7:0>: Specifies the Least Significant bits for Program Memory Address or EEPROM Address

REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				EEADR<14:8	>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 EEADR<14:8>: Specifies the Most Significant bits for Program Memory Address or EEPROM Address

Note 1: Unimplemented, read as '1'.

REGISTER 12-2: PC	ORTA: PORTA	REGISTER
-------------------	-------------	----------

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-0	RA<7:0>: PC	ORTA I/O Value	bits ⁽¹⁾						

1 = Port pin is > VIH

0 = Port pin is < VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISA<7:0>: PORTA Tri-State Control bits

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

REGISTER 12-4: LATA: PORTA DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATA7 | LATA6 | LATA5 | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATA<7:0>: PORTA Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

14.3 Register Definitions: FVR Control

REGISTER 14-1:	FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0) R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY ⁽¹⁾	TSEN	TSRNG	CDAFVR<1:0>		ADFVI	R<1:0>
bit 7							bit C
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is s	set	'0' = Bit is cle	ared	q = Value dep	pends on condit	ion	
bit 7	FVREN: Fixed 1 = Fixed Vol 0 = Fixed Vol	d Voltage Refe Itage Referenc Itage Referenc	rence Enable e is enabled e is disabled	bit			
bit 6	FVRRDY: Fixed 1 = Fixed Vol 0 = Fixed Vol	ed Voltage Ref tage Referenc tage Referenc	erence Read e output is rea e output is no	y Flag bit ⁽¹⁾ ady for use t ready or not e	nabled		
bit 5	TSEN: Temperat 1 = Temperat 0 = Temperat	erature Indicato ture Indicator is ture Indicator is	or Enable bit ⁽³ s enabled s disabled)			
bit 4	TSRNG: Tem 1 = VOUT = V 0 = VOUT = V	perature Indica DD - 4VT (High DD - 2VT (Low	ator Range Se Range) Range)	election bit ⁽³⁾			
bit 3-2	CDAFVR<1:0 11 = Compara 10 = Compara 01 = Compara 00 = Compara	Comparato ator and DAC I ator and DAC I ator and DAC I ator and DAC I	and DAC Fix Fixed Voltage Fixed Voltage Fixed Voltage Fixed Voltage	ted Voltage Rei Reference Per Reference Per Reference Per Reference Per	ference Selection ipheral output is ipheral output is ipheral output is ipheral output is	on bit s 4x (4.096V) ⁽² s 2x (2.048V) ⁽² s 1x (1.024V) s off)
bit 1-0	ADFVR<1:0> 11 = ADC Fix 10 = ADC Fix 01 = ADC Fix 00 = ADC Fix	: ADC Fixed V ed Voltage Re ed Voltage Re ed Voltage Re ed Voltage Re	oltage Refere ference Peripl ference Peripl ference Peripl ference Peripl	nce Selection to heral output is a heral output is heral output is heral output is	bit 4x (4.096V) ⁽²⁾ 2x (2.048V) ⁽²⁾ 1x (1.024V) off		
Note 1:	FVRRDY is always	s '1' on devices	with PIC16F	1933 only.			

- 2: Fixed Voltage Reference output cannot exceed VDD.
- 3: See Section 16.0 "Temperature Indicator Module" for additional information.

TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR<1:0>		ADFVI	R<1:0>	135

Legend: Shaded cells are not used with Fixed Voltage Reference.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP2CON	P2M•	P2M<1:0> DC2B<1:0>				214			
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	88
PR2	Timer2 Module Period Register							187*	
PR4	Timer4 Module Period Register							187*	
PR6	Timer6 Module Period Register							187*	
T2CON	—		T2OUT	PS<3:0>		TMR2ON	T2CKP	S<1:0>	189
T4CON	—	T4OUTPS<3:0> TMR4ON T4CKPS<1:0>						189	
T6CON	_	T6OUTPS<3:0> TMR2ON T6CKPS<1:0>						189	
TMR2	Holding Register for the 8-bit TMR2 Register						187*		
TMR4	Holding Register for the 8-bit TMR4 Register ⁽¹⁾						187*		
TMR6	Holding Re	gister for the	e 8-bit TMR	6 Register ⁽¹⁾					187*

TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.





24.6.10 SLEEP OPERATION

While in Sleep mode, the I²C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

24.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

24.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

24.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF, and reset the I²C port to its Idle state (Figure 24-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

REGISTER 24-5: SSPMSK: SSP MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
			MSł	<<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7-1	MSK<7:1>:	Mask bits						
	1 = The received address bit n is compared to SSPADD <n> to detect I^2C address match 0 = The received address bit n is not used to detect I^2C address match</n>						tch	
bit 0	MSK<0>: Mask bit for I ² C Slave mode, 10-bit Address I ² C Slave mode, 10-bit address (SSPM<3:0> = 0111 or 1111): 1 = The received address bit 0 is compared to SSPADD<0> to detect I ² C address match 0 = The received address bit 0 is not used to detect I ² C address match I ² C Slave mode, 7-bit address, the bit is ignored							

REGISTER 24-6: SSPADD: MSSP ADDRESS AND BAUD RATE REGISTER (I²C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unchanged x = Bit is unknown -n/r				-n/n = Value a	at POR and BC	R/Value at all	other Resets

Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

<u>10-Bit Slave mode — Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I²C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

'0' = Bit is cleared

<u>10-Bit Slave mode — Least Significant Address Byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

SWAPF	Swap Nibbles in f
Syntax:	[<i>label</i>] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W				
Syntax:	[<i>label</i>] XORLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	(W) .XOR. $k \rightarrow (W)$				
Status Affected:	Z				
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.				

TRIS	Load TRIS Register with W	XORWF	Exclusive OR W with f		
Syntax:	[<i>label</i>] TRIS f	Syntax:	[<i>label</i>] XORWF f,d		
Operands:	$5 \le f \le 7$	Operands:	$0 \le f \le 127$		
Operation:	(W) \rightarrow TRIS register 'f'		u e [0,1]		
Status Affected:	None	Operation:	(W) .XOR. (f) \rightarrow (destination)		
Description:	Move data from W register to TRIS	Status Affected:	Z		
	register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		

NOTES:

31.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.



FIGURE 31-1: IDD, LP OSCILLATOR MODE, FOSC = 32 kHz, PIC16LF1933 ONLY







FIGURE 31-8: IDD, EC OSCILLATOR, LOW-POWER MODE, FOSC = 500 kHz, PIC16F1933 ONLY











32.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

32.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

32.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е	0.65 BSC			
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	E 6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23	0.30	0.35	
Contact Length	L	0.50	0.55	0.70	
Contact-to-Exposed Pad	К	0.20	_	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

NOTES: