



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2331-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2:	PIC18F2331/2431 PINOUT I/O DESCRIPTIONS (	CONTINUED)	1
			ι.

	Pin Nu	ımber		D ((		
Pin Name	SPDIP, SOIC	QFN	Ріп Туре	Виттег Туре	Description	
					PORTC is a bidirectional I/O port.	
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	11	8	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1 external clock input.	
RC1/T1OSI/CCP2/FLTA RC1 T1OSI <u>CCP2</u> FLTA	12	9	I/O I I/O I	ST Analog ST ST	Digital I/O. Timer1 oscillator input. Capture 2 input, Compare 2 output, PWM2 output. Fault interrupt input pin.	
RC2/CCP1 RC2 CCP1	13	10	I/O I/O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output.	
RC3/T0CKI/T5CKI/INT0 RC3 T0CKI T5CKI INT0	14	11	I/O I I	ST ST ST ST	Digital I/O. Timer0 alternate clock input. Timer5 alternate clock input. External Interrupt 0.	
RC4/INT1/SDI/SDA RC4 INT1 SDI SDA	15	12	I/O I I I/O	ST ST ST I <sup>2</sup> C	Digital I/O. External Interrupt 1. SPI data in. I <sup>2</sup> C™ data I/O.	
RC5/INT2/SCK/SCL RC5 INT2 SCK SCL	16	13	I/O I I/O I/O	ST ST ST I <sup>2</sup> C	Digital I/O. External Interrupt 2. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C mode.	
RC6/TX/CK/SS RC6 TX <u>CK</u> SS	17	14	I/O O I/O I	ST — ST TTL	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT). SPI slave select input.	
RC7/RX/DT/SDO RC7 RX DT SDO	18	15	I/O I I/O O	ST ST ST	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK). SPI data out.	
Vss	8, 19	5, 16	Р		Ground reference for logic and I/O pins.	
VDD	7, 20	4, 17	Р	—	Positive supply for logic and I/O pins.	
Legend:       TTL = TTL compatible input       CMOS = CMOS compatible input or output         ST = Schmitt Trigger input with CMOS levels       I       = Input         O = Output       P       = Power						

0 = Output = Power

Din Nama	Pin Number		Pin Buffe		Description	
Pin Name	PDIP	TQFP	QFN	Туре	Туре	Description
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP				Р		Programming voltage input.
RE3				I	ST	Digital input. Available only when MCLR is disabled.
OSC1/CLKI/RA7 OSC1	13	30	32		ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise.
RA7				I/O	TTL	function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	31	33	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	— TTI	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
legend: TTI = TTI	compa	l atible inr	l	1/0	IIL	CMOS = CMOS compatible input or output

#### **TABLE 1-3:** PIC18F4331/4431 PINOUT I/O DESCRIPTIONS

egena: compatible input iviOS compatible input or output

ST = Schmitt Trigger input with CMOS levels O = Output

1 = Input Ρ = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL; RC7 is the alternate pin for SDO.

2: RD4 is the alternate pin for FLTA.

3: RD5 is the alternate pin for PWM4.

© 2010 Microchip Technology Inc.

#### 5.2 Master Clear (MCLR)

The MCLR pin can trigger an external Reset of the device by holding the pin low. These devices have a noise filter in the MCLR Reset path that detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the Watchdog Timer.

In PIC18F2331/2431/4331/4431 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. For more information, see Section 11.5 "PORTE, TRISE and LATE Registers".

#### 5.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the  $\overline{\text{MCLR}}$  pin through a resistor (1 k $\Omega$  to 10 k $\Omega$ ) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. The minimum rise rate for VDD is specified (Parameter D004). For a slow rise time, see Figure 5-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (such as voltage, frequency and temperature) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

Power-on Reset events are captured by the  $\overrightarrow{POR}$  bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs and does not change for any other Reset event.  $\overrightarrow{POR}$  is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any Power-on Reset.

Note:	The reco	following mmended:	decoupling	method	is		
	<ol> <li>A 1 μF capacitor should be connected across AVDD and AVSS</li> </ol>						

2. A similar capacitor should be connected across VDD and Vss.

FIGURE 5-2:

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode, D, helps discharge the capacitor quickly when VDD powers down.
  - **2:**  $R < 40 \text{ k}\Omega$  is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
  - 3:  $R1 \ge 1 \ k\Omega$  will limit any current flowing into MCLR from external capacitor, C, in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

### 5.4 Brown-out Reset (BOR)

A Configuration bit, BOREN, can disable (if clear/ programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below VBOR (Parameter D005A through D005F) for greater than TBOR (Parameter 35), the brown-out situation will reset the chip. A Reset may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR. If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay TPWRT (Parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay. Enabling the Brown-out Reset does not automatically enable the PWRT.

#### 6.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the Stack Pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack. The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

#### 6.1.2.4 Stack Full/Underflow Resets

These Resets are enabled by programming the STVREN bit in Configuration Register 4L. When the STVREN bit is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. When the STVREN bit is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 6.1.3 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers.

The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt. If both low and high-priority interrupts are enabled, the stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack. Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 6-1:	FAST REGISTER STACK
	CODE EXAMPLE

CALL SUB1, FAST •	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
SUB1•	
RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

### 6.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented two ways:

- Computed GOTO
- Table Reads

#### 6.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW *nn* instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW *nn* instructions that returns the value "*nn*" to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte can be stored in each instruction location and room on the return address stack is required.

#### EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

ORG	MOVFW CALL 0xnn00	OFFSET TABLE
TABLE	ADDWF	PCL
	RETLW	0xnn
	RETLW	0xnn
	RETLW	0xnn
	•	

#### 8.5 Writing to Flash Program Memory

The programming block size is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the modification does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 64 holding registers before executing a write operation.









U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_	PTIP	IC3DRIP	IC2QEIP	IC1IP	TMR5IP
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unk	nown
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4	PTIP: PWM T	ime Base Inte	rrupt Priority bi	t			
	1 = High prio	rity					
	0 = Low prior	rity					
bit 3	IC3DRIP: IC3	Interrupt Prior	rity/Direction C	hange Interrupt	Priority bit		
	IC3 Enabled (	<u>(CAP3CON&lt;3:</u>	<u>0&gt;):</u>				
	1 = 1C3 interi	rupt high priorit	ly				
	OFI Enabled	(OFIM < 2.0 >)	<b>,</b>				
	1 = Change of the second sec	of direction inte	errupt high prio	rity			
	0 = Change	of direction inte	errupt low prior	ity			
bit 2	IC2QEIP: IC2	Interrupt Prior	rity/QEI Interru	pt Priority bit			
	IC2 Enabled (	CAP2CON<3:	<u>0&gt;):</u>				
	1 = IC2 interr	rupt high prioril	ty				
	0 = IC2 interr	rupt low priority	/				
	QEI Enabled	<u>(QEIM&lt;2:0&gt;):</u>					
	1 = Hign prio	rity					
bit 1		ity	hit				
	1 = High prior	rity	DIL				
	0 = Low prior	ritv					
bit 0	TMR5IP: Tim	er5 Interrupt P	rioritv bit				
	1 = High prio	rity					
	0 = Low prior	rity					

### 13.0 TIMER1 MODULE

The Timer1 timer/counter module has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module Special Event Trigger
- Status of system clock operation

Figure 13-1 is a simplified block diagram of the Timer1 module.

Register 13-1 details the Timer1 Control register. This register controls the operating mode of the Timer1 module and contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Timer1 oscillator can be used as a secondary clock source in power-managed modes. When the T1RUN bit is set, the Timer1 oscillator provides the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

#### REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

<b></b>											
Legend:											
R = Readable	e bit	W = Writable bit	U = Unimplemented bit, read as '0'								
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown							
bit 7	RD16: 16-Bit	Read/Write Mode Enable b	it								
	1 = Enables	register read/write of TImer	1 in one 16-bit operation								
	0 = Enables	register read/write of Timer	1 in two 8-bit operations								
bit 6	T1RUN: Time	er1 System Clock Status bit									
	1 = Device c	lock is derived from Timer1	oscillator								
		lock is derived from anothe	source								
bit 5-4	T1CKPS<1:0	Interaction in the second s	cale Select bits								
	11 = 1:8 Pres	scale value									
	10 = 1.4 Fies										
	00 = 1:1 Pres	scale value									
bit 3	T1OSCEN: ⊺	imer1 Oscillator Enable bit									
	1 = Timer1 o	scillator is enabled									
	0 = Timer1 o	scillator is shut off									
	The oscillator	inverter and feedback resi	stor are turned off to eliminat	e power drain.							
bit 2	T1SYNC: Tim	ner1 External Clock Input S	ynchronization Select bit								
	When TMR10	<u>CS = 1 (External Clock):</u>									
	1 = Do not sy 0 = Synchron	nchronize external clock in ize external clock input	out								
	When TMR1	S = 0 (Internal Clock):									
	This bit is ign	ored. Timer1 uses the inter	nal clock when TMR1CS = 0	ı.							
bit 1	TMR1CS: Tin	ner1 Clock Source Select b	it								
	1 = External	clock from pin RC0/T1OSC	/T1CKI (on the rising edge)								
	0 = Internal o	clock (Fosc/4)									
bit 0	TMR1ON: Tir	mer1 On bit									
	1 = Enables	Timer1									
	0 = Stops Tir	ner1									

#### FIGURE 18-9: PWM PERIOD BUFFER UPDATES IN FREE-RUNNING MODE



#### FIGURE 18-10: PWM PERIOD BUFFER UPDATES IN CONTINUOUS UP/DOWN COUNT MODE



#### 18.8.2 PWM CHANNEL OVERRIDE

PWM output may be manually overridden for each PWM channel by using the appropriate bits in the OVDCOND and OVDCONS registers. The user may select the following signal output options for each PWM output pin operating in the Independent PWM mode:

- I/O pin outputs PWM signal
- I/O pin inactive
- I/O pin active

Refer to **Section 18.10 "PWM Output Override"** for details for all the override functions.





#### 18.9 Single-Pulse PWM Operation

The single-pulse PWM operation is available only in Edge-Aligned mode. In this mode, the PWM module will produce single-pulse output. Single-pulse operation is configured when the PTMOD<1:0> bits are set to '01' in the PTCON0 register. This mode of operation is useful for driving certain types of ECMs.

In Single-Pulse mode, the PWM I/O pin(s) are driven to the active state when the PTEN bit is set. When the PWM timer match with the Duty Cycle register occurs, the PWM I/O pin is driven to the inactive state. When the PWM timer match with the PTPER register occurs, the PTMR register is cleared, all active PWM I/O pins are driven to the inactive state, the PTEN bit is cleared and an interrupt is generated if the corresponding interrupt bit is set.

Note:	PTPER and PDCx values are held as they
	are after the single-pulse output. To have
	another cycle of single pulse, only PTEN
	has to be enabled.

#### 18.10 PWM Output Override

The PWM output override bits allow the user to manually drive the PWM I/O pins to specified logic states, independent of the duty cycle comparison units. The PWM override bits are useful when controlling various types of ECMs like a BLDC motor. OVDCOND and OVDCONS registers are used to define the PWM override options. The OVDCOND register contains eight bits, POVD<7:0>, that determine which PWM I/O pins will be overridden. The OVDCONS register contains eight bits, POUT<7:0>, that determine the state of the PWM I/O pins when a particular output is overridden via the POVD bits.

The POVD bits are active-low control bits. When the POVD bits are set, the corresponding POUT bit will have no effect on the PWM output. In other words, the pins corresponding to POVD bits that are set will have the duty PWM cycle set by the PDCx registers. When one of the POVD bits is cleared, the output on the corresponding PWM I/O pin will be determined by the state of the POUT bit. When a POUT bit is set, the PWM pin will be driven to its active state. When the POUT bit is cleared, the PWM pin will be driven to its inactive state.

#### 18.10.1 COMPLEMENTARY OUTPUT MODE

The even numbered PWM I/O pins have override restrictions when a pair of PWM I/O pins are operating in the Complementary mode (PMODx = 0). In Complementary mode, if the even numbered pin is driven active by clearing the corresponding POVD bit and by setting POUT bits in the OVDCOND and OVDCONS registers, the output signal is forced to be the complement of the odd numbered I/O pin in the pair (see Figure 18-2 for details).

#### 18.10.2 OVERRIDE SYNCHRONIZATION

If the OSYNC bit in the PWMCON1 register is set, all output overrides performed via the OVDCOND and OVDCONS registers will be synchronized to the PWM time base. Synchronous output overrides will occur on the following conditions:

- When the PWM is in Edge-Aligned mode, synchronization occurs when PTMR is zero.
- When the PWM is in Center-Aligned mode, synchronization occurs when PTMR is zero and when the value of PTMR matches PTPER.
  - Note 1: In the Complementary mode, the even channel cannot be forced active by a Fault or override event when the odd channel is active. The even channel is always the complement of the odd channel with dead time inserted, before the odd channel can be driven to its active state, as shown in Figure 18-20.
    - 2: Dead time is inserted in the PWM channels even when they are in Override mode.



REGISTER	20-3: BAUI	DCON: BAUD	RATE CON	TROL REGIS	STER				
U-0	R-1	U-0	R/W-1	R/W-0	U-0	R/W-0	R/W-0		
_	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN		
bit 7							bit 0		
<u> </u>									
Legend:	1. 1.9					1			
R = Readab		W = Writable	DIt	U = Unimplemented bit, read as '0'					
-n = value a	I POR	"I" = Bit is set		"U" = Bit is cie	ared	x = Bit is unki	nown		
bit 7	Unimplemen	ted: Read as 'd	)'						
bit 6	RCIDL: Rece	ive Operation I	dle Status bit						
	1 = Receiver 0 = Receive i	is Idle n progress							
bit 5	Unimplemen	ted: Read as '	)'						
bit 4	SCKP: Synch	nronous Clock F	Polarity Select	bit					
	<u>Asynchronou</u> Unused in thi	<u>s mode:</u> s mode.							
	Synchronous	Synchronous mode:							
	1 = Idle state for clock (CK) is a high level								
<b>h</b> :1 0			s a low level	. <b>L</b> :4					
DIL 3	1 = 16-bit Ba	ud Rate Genera	egister Enable ator – SPBRG	H and SPBRG					
	0 = 8-bit Bau	d Rate Generat	or – SPBRG c	only (Compatibl	e mode), SPBF	RGH value igno	ored		
bit 2	Unimplemen	ted: Read as '	)'						
bit 1	WUE: Wake-	up Enable bit							
	Asynchronou: 1 = EUSART hardware 0 = RX pin n	<u>s mode:</u> will continue t on following ri ot monitored or	o sample the sing edge rising edge de	RX pin – interr etected	upt generated	on falling edge	; bit cleared in		
	Synchronous Unused in thi	<u>mode:</u> s mode.							
bit 0	ABDEN: Auto	o-Baud Detect I	Enable bit						
	Asynchronou: 1 = Enable b cleared in 0 = Baud rate	<u>s mode:</u> aud rate mease n hardware upo e measurement	urement on th on completion. t disabled or c	e next characte ompleted	er – requires re	eception of a S	ync field (55h);		
	<u>Synchronous</u> Unused in thi	<u>mode:</u> s mode.							

#### 22.4 LVD Start-up Time

The internal reference voltage of the LVD module, specified in electrical specification Parameter D420, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the LVD, or other circuits using the voltage reference, are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification Parameter 36.

The LVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval (refer to Figure 22-2).





NOTES:





#### 23.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

As previously mentioned, entering a power-managed mode clears the fail-safe condition. By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-safe monitoring of the power-managed clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, the device will not exit the power-managed mode on oscillator failure. Instead, the device will continue to operate as before, but clocked by the INTOSC multiplexer. While in Idle mode, subsequent interrupts will cause the CPU to begin executing instructions while being clocked by the INTOSC multiplexer. The device will not transition to a different clock source until the fail-safe condition is cleared.

#### 23.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary system clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the system clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR or wake from Sleep will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 23.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration, and enter an alternate power-managed mode, while waiting for the primary system clock to become stable. When the new powered-managed mode is selected, the primary clock is disabled.

#### 24.2 Instruction Set

ADDLW		ADD Lite	ADD Literal to W				
Synta	ax:	[ <i>label</i> ] Al	[ <i>label</i> ] ADDLW k				
Operands:		$0 \le k \le 255$	5				
Oper	ation:	(W) + k $\rightarrow$	W				
Statu	s Affected:	N, OV, C, I	DC, Z				
Enco	oding:	0000	1111	kkkk	kkkk		
Description:		The conter 8-bit literal W.	The contents of W are added to the 8-bit literal 'k' and the result is placed in W.				
Word	ls:	1	1				
Cycle	es:	1	1				
QC	ycle Activity:						
Q1		Q2	Q3	5	Q4		
	Decode	Read literal 'k'	Proce Data	ess V a	Vrite to W		
			•	•			

ADDWF		ADD W to	o f				
Syntax:		[ label ] AD	[ <i>label</i> ]ADDWF f[,d[,a]]				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ration:	(W) + (f) →	• dest				
Statu	is Affected:	N, OV, C, I	DC, Z				
Enco	oding:	0010	01da	ffff	ffff		
Description:		Add W to r result is sto result is sto is '0', the A If 'a' is '1',	Add W to register, T. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register, 'f'. If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR is used.				
Word	ds:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proces	s V	/rite to		
		register 'f'	Data	des	destination		
Example: Before Instructio		ADDWF tion = 0x17	REG, W				
	REG	= 0xC2					

After Instruction W

REG

=

=

0xD9

0xC2

Example: ADDLW 0x15

> Before Instruction W = 0x10 After Instruction

W = 0x25

BNC	;	Branch if	Not Carry		BNN	I	Branch if	Not Negativ	ve
Synt	ax:	[ <i>label</i> ] BN	IC n		Synta	ax:	[label] BN	IN n	
Oper	ands:	-128 ≤ n ≤ 1	127		Oper	ands:	-128 ≤ n ≤ 1	127	
Oper	ation:	if Carry bit i (PC) + 2 + 2	s '0', 2n → PC		Oper	ation:	if Negative (PC) + 2 +	bit is '0', $2n \rightarrow PC$	
Statu	is Affected:	None			Statu	s Affected:	None		
Enco	oding:	1110	0011 nnr	nn nnnn	Enco	ding:	1110	0111 nn	nn nnnn
Desc	pription:	If the Carry will branch. The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle in	bit is '0', then nplement num e PC. Since the d to fetch the r the new addre n. This instruct instruction.	the program ber, '2n', is e PC will have next ess will be ion is then a	Desc	ription:	If the Nega program wi The 2's cor added to th incremente instruction, PC + 2 + 2 two-cycle ir	tive bit is '0', t Ill branch. nplement num e PC. Since th d to fetch the the new addr n. This instruc nstruction.	hen the ber, '2n', is he PC will have next ess will be tion is then a
Word	ds:	1			Word	ls:	1		
Cycle	es:	1(2)			Cycle	es:	1(2)		
Q C lf Ju	ycle Activity: imp:				Q C If Ju	ycle Activity: mp:			
	Q1	Q2	Q3	Q4	7	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
lf No	o Jump:					o Jump:	•		
	Q1	Q2	Q3	Q4	_	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
<u>Exar</u>	nple: Refere Instruc	HERE	BNC Jump		Exan	<u>iple:</u> Refere Instru	HERE	BNN Jump	0
	PC	= ad	dress (HERE	)		PC	= ad	dress (HERE	)
	After Instruction If Carry PC If Carry PC	on = 0; = ad = 1; = ad	dress (Jump dress (HERE	) + 2)		After Instructi If Negat PC If Negat PC	on ive = 0; = ad ive = 1; = ad	dress (Jump	) + 2)

### 26.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iικ (Vι < 0 or Vι > VDD)	±20 mA
Output clamp current, Iок (Vo < 0 or Vo > Voo)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

**Note 1:** Power dissipation is calculated as follows:

 $Pdis = VDD x \{IDD - \sum IOH\} + \sum \{(VDD - VOH) x IOH\} + \sum (VOL x IOL)$ 

**2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch E			0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)				0.80
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC18LF4431-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.</li> </ul>
Device	PIC18F2331/2431/4331/4431 <sup>(1)</sup> , PIC18F2331/2431/4331/4431T <sup>(1,2)</sup> ; VDD range 4.2V to 5.5V PIC18LF2331/2431/4331/4431 <sup>(1)</sup> , PIC18LF2331/2431/4331/44310T <sup>(1,2)</sup> ; VDD range 2.0V to 5.5V	<ul> <li>b) PIC18LF2331-I/SO = Industrial temp., SOIC package, Extended VDD limits.</li> <li>c) PIC18F4331-I/P = Industrial temp., PDIP package, normal VDD limits.</li> </ul>
Temperature Range	$I = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Industrial)}$ E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}	<b>Note 1:</b> F = Standard Voltage Range LF = Wide Voltage Range
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN	2: T = in Tape and Reel – SOIC and TQFP Packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	