



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (8K × 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2431-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.0 RESET

The PIC18F2331/2431/4331/4431 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR, and the operation of the various startup timers. Stack Reset events are covered in Section 6.1.2.4 "Stack Full/Underflow Resets". WDT Resets are covered in Section 23.2 "Watchdog Timer (WDT)".

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 5-1.

FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT





TABLE 5-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	01 1100	1	1	1	0	0	0	0
RESET Instruction	0000h	00 uuuu	0	u	u	u	u	u	u
Brown-out	0000h	01 11u-	1	1	1	u	0	u	u
MCLR Reset during power-managed Run modes	0000h	0u luuu	u	1	u	u	u	u	u
MCLR Reset during power-managed Idle and Sleep modes	0000h	0u 10uu	u	1	0	u	u	u	u
WDT Time-out during full power or power-managed Run modes	0000h	0u 0uuu	u	0	u	u	u	u	u
MCLR Reset during full-power execution								u	u
Stack Full Reset (STVREN = 1)	0000h	0u uuuu	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)								u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	uu uuuu	u	u	u	u	u	u	1
WDT time-out during power-managed Idle or Sleep modes	PC + 2	uu 00uu	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2 ⁽¹⁾	uu u0uu	u	u	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

6.4 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 6-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0'.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction 2 in Figure 6-5 shows how the instruction, 'GOTO 00006h', is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. **Section 24.0 "Instruction Set Summary"** provides further details of the instruction set.

6.4.1 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the four MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence, immediately after the first word, the data in the second word is accessed and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

Note: For information on two-word instructions in the extended instruction set, see Section 24.2 "Instruction Set".

			LSB = 1	LSB = 0	Word Address \downarrow
	Program N	1emory			000000h
	Byte Locat	ions \rightarrow			000002h
					000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	C1h	23h	00000Eh
			F4h	56h	000010h
					000012h
					000014h

FIGURE 6-5: INSTRUCTIONS IN PROGRAM MEMORY

EXAMPLE 6-4: TWO-WORD INSTRUCTIONS

CASE 1:									
Object Code Source Code									
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?							
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word							
1111 0100 0101 0110		; Execute this word as a NOP							
0010 0100 0000 0000	ADDWF REG3	; continue code							
CASE 2:	CASE 2:								
Object Code	Source Code								
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?							
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word							
1111 0100 0101 0110		; 2nd word of instruction							
0010 0100 0000 0000	ADDWF REG3	; continue code							

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:	
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	57	
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA Data	ATA Data Output Register						
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	PORTA Data Direction Register						
ADCON1	VCFG1	VCFG0	—	FIFOEN	BFEMT	BFOVFL	ADPNT1	ADPNT0	56	
ANSEL0	ANS7 ⁽²⁾	ANS6 ⁽²⁾	ANS5 ⁽²⁾	ANS4	ANS3	ANS2	ANS1	ANS0	56	
ANSEL1	_	_		_	_	_	_	ANS8 ⁽²⁾	56	

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA<7:6> and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

2: ANS5 through ANS8 are available only on the PIC18F4331/4431 devices.

Pin	Function	TRIS Setting	I/O	l/O Type	Description
RB0/PWM0	RB0	0	0	DIG	LATB<0> data output; not affected by analog input.
		1	I	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input is enabled.
	PWM0	0	0	DIG	PWM Output 0.
RB1/PWM1	RB1	0	0	DIG	LATB<1> data output; not affected by analog input.
		1	I	TTL	PORTB<1> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input is enabled.
	PWM1	0	0	DIG	PWM Output 1.
RB2/PWM2	RB2	0	0	DIG	LATB<2> data output; not affected by analog input.
		1	I	TTL	PORTB<2> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input is enabled.
	PWM2	0	0	DIG	PWM Output 2.
RB3/PWM3	RB3	0	0	DIG	LATB<3> data output; not affected by analog input.
		1	I	TTL	PORTB<3> data input; weak pull-up when $\overline{\text{RBPU}}$ bit is cleared. Disabled when analog input is enabled.
	PWM3	0	0	DIG	PWM Output 3.
RB4/KBI0/PWM5	RB4	0	0	DIG	LATB<4> data output; not affected by analog input.
		1	I	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input is enabled.
	KBI0	1	I	TTL	Interrupt-on-change pin.
	PWM5	0	0	DIG	PWM Output 5.
RB5/KBI1/	RB5	0	0	DIG	LATB<5> data output.
PWM4/PGM		1	I	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.
	KBI1	1	Ι	TTL	Interrupt-on-change pin.
	PWM4 ⁽³⁾	0	0	DIG	PWM Output 4; takes priority over port data.
	PGM ⁽²⁾	x	I	ST	Single-Supply Programming mode entry (ICSP™). Enabled by LVP Configuration bit; all other pin functions are disabled.
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.
		1	I	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.
	KBI2	1	I	TTL	Interrupt-on-change pin.
	PGC	x	I	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation. ⁽¹⁾
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.
		1	I	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.
	KBI3	1	I	TTL	Interrupt-on-change pin.
	PGD	x	0	DIG	Serial execution data output for ICSP and ICD operation. ⁽¹⁾
		x	I	ST	Serial execution data input for ICSP and ICD operation. ⁽¹⁾

TABLE 11-3: PORTB I/O SUMMARY

Legend:DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;
x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: All other pin functions are disabled when ICSP or ICD is enabled.

2: Single-Supply Programming must be enabled.

3: RD5 is the alternate pin for PWM4.







13.0 TIMER1 MODULE

The Timer1 timer/counter module has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module Special Event Trigger
- Status of system clock operation

Figure 13-1 is a simplified block diagram of the Timer1 module.

Register 13-1 details the Timer1 Control register. This register controls the operating mode of the Timer1 module and contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The Timer1 oscillator can be used as a secondary clock source in power-managed modes. When the T1RUN bit is set, the Timer1 oscillator provides the system clock. If the Fail-Safe Clock Monitor is enabled and the Timer1 oscillator fails while providing the system clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

Legend:				
R = Readable	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	RD16: 16-Bit	Read/Write Mode Enable b	it	
	1 = Enables	register read/write of TImer	1 in one 16-bit operation	
	0 = Enables	register read/write of Timer	1 in two 8-bit operations	
bit 6	T1RUN: Time	er1 System Clock Status bit		
	1 = Device c	lock is derived from Timer1	oscillator	
		lock is derived from anothe	source	
bit 5-4	T1CKPS<1:0	Interaction in the second s	cale Select bits	
	11 = 1:8 Pres	scale value		
	10 = 1.4 Fies			
	00 = 1:1 Pres	scale value		
bit 3	T1OSCEN: ⊺	imer1 Oscillator Enable bit		
	1 = Timer1 o	scillator is enabled		
	0 = Timer1 o	scillator is shut off		
	The oscillator	inverter and feedback resi	stor are turned off to eliminat	e power drain.
bit 2	T1SYNC: Tim	ner1 External Clock Input S	ynchronization Select bit	
	When TMR10	<u>CS = 1 (External Clock):</u>		
	1 = Do not sy 0 = Synchron	nchronize external clock in ize external clock input	out	
	When TMR1	S = 0 (Internal Clock):		
	This bit is ign	ored. Timer1 uses the inter	nal clock when TMR1CS = 0	ı.
bit 1	TMR1CS: Tin	ner1 Clock Source Select b	it	
	1 = External	clock from pin RC0/T1OSC	/T1CKI (on the rising edge)	
	0 = Internal o	clock (Fosc/4)		
bit 0	TMR1ON: Tir	mer1 On bit		
	1 = Enables	Timer1		
	0 = Stops Tir	ner1		



The PWM time base can be configured for four different modes of operation:

- Free-Running mode
- Single-Shot mode
- Continuous Up/Down Count mode
- Continuous Up/Down Count mode with interrupts for double updates

These four modes are selected by the PTMOD<1:0> bits in the PTCON0 register. The Free-Running mode produces edge-aligned PWM generation. The Continuous Up/Down Count modes produce center-aligned PWM generation. The Single-Shot mode allows the PWM module to support pulse control of certain Electronically Commutated Motors (ECMs) and produces edge-aligned operation.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PTOPS3	PTOPS2	PTOPS1	PTOPS0	PTCKPS1	PTCKPS0	PTMOD1	PTMOD0			
bit 7	·		·	•	•					
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 7-4	PTOPS<3:0>: PWM Time Base Output Postscale Select bits									
	0000 = 1:1 Postscale									
	0001 = 1:2 Po	ostscale								
	1111 = 1:16	Postscale								
bit 3-2	PTCKPS<1:0	>: PWM Time E	Base Input Clo	ck Prescale Sel	ect bits					
	00 = PWM ti	me base input o	clock is Fosc/4	(1:1 prescale)						
	01 = PWM ti	me base input o	clock is Fosc/1	16 (1:4 prescale)					
	10 = PWM ti	me base input	clock is Fosc/6	64 (1:16 prescal	e)					
		me base input o	CIOCK IS FOSC/2	256 (1.64 presca	ale)					
bit 1-0	PIMOD<1:0>	PWM Time B	ase Mode Sele	ect bits	0					
	11 = PWM ti	me base opera	tes in a Contin	iuous Up/Down	Count mode w	ith interrupts to	or double PVVIVI			
	10 = PWM ti	s me base opera	tes in a Contin	uous Up/Down	Count mode					
	01 = PWM ti	me base config	ured for Single	e-Shot mode						
	00 = PWM ti	me base opera	tes in a Free-F	Running mode						

REGISTER 18-1: PTCON0: PWM TIMER CONTROL REGISTER 0

REGISTER 18-2: PTCON1: PWM TIMER CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
PTEN	PTDIR	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 PTEN: PWM Time Base Timer Enable bit

1 = PWM time base is on

0 = PWM time base is off

bit 6 PTDIR: PWM Time Base Count Direction Status bit

- 1 = PWM time base counts down
- 0 = PWM time base counts up

bit 5-0 Unimplemented: Read as '0'



		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
BAUD RATE (K)	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665	
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665	
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832	
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207	
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103	
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34	
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16	

TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1									
BAUD	Fos	c = 4.000	MHz	Fos	Fosc = 2.000 MHz			Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832		
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207		
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103		
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25		
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12		
57.6	58.824	2.12	16	55.555	3.55	8	—	_	_		
115.2	111.111	-3.55	8	_	—		_	—	—		

20.3.5 BREAK CHARACTER SEQUENCE

The Enhanced USART module has the capability of sending the special Break character sequences that are required by the LIN/J2602 bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN/J2602 specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-9 for the timing of the Break character sequence.

20.3.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN/J2602 bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to setup the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

20.3.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 of the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 20.3.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit before placing the EUSART in its Sleep mode.

FIGURE 20-9: SEND BREAK CHARACTER SEQUENCE



The A/D channels are grouped into four sets of 2 or 3 channels. For the PIC18F2331/2431 devices, AN0 and AN4 are in Group A, AN1 is in Group B, AN2 is in Group C and AN3 is in Group D. For the PIC18F4331/4431 devices, AN0, AN4 and AN8 are in Group A, AN1 and AN5 are in Group B, AN2 and AN6 are in Group C and AN3 and AN7 are in Group D. The selected channel in each group is selected by configuring the A/D Channel Select Register, ADCHS.

The analog voltage reference is software selectable to either the device's positive and negative analog supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/VREF+/CAP2/QEA and RA2/AN2/VREF-/ CAP1/INDX, or some combination of supply and external sources. Register ADCON1 controls the voltage reference settings. The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D Converter can individually be configured as an analog input or digital I/O using the ANSEL0 and ANSEL1 registers. The ADRESH and ADRESL registers contain the value in the result buffer pointed to by ADPNT<1:0> (ADCON1<1:0>). The result buffer is a 4-deep circular buffer that has a Buffer Empty status bit, BFEMT (ADCON1<3>), and a Buffer Overflow status bit, BFOVFL (ADCON1<2>).



FIGURE 21-1: A/D BLOCK DIAGRAM

23.0 SPECIAL FEATURES OF THE CPU

PIC18F2331/2431/4331/4431 devices include several features intended to maximize system reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- · Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- · ID Locations
- In-Circuit Serial Programming[™] (ICSP[™])

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 3.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F2331/2431/4331/ 4431 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits, or software-controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

23.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The EECON1 register WR bit starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 8.5 "Writing to Flash Program Memory".

REGISTER 23-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U	U	R/P-1	R/P-1	R/P-1	U	R/P-1
MCLRE ⁽¹⁾	—	—	EXCLKMX ⁽¹⁾	PWM4MX ⁽¹⁾	SSPMX ⁽¹⁾	—	FLTAMX ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programn	nable bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value wh	en device is un	programmed		U = Unchange	ed from progra	mmed state	
h:+ 7		D Die Enchle I	L::(1)				
DIL 7		R PIN Enable I					
	1 = MCLR pir 0 = RE3 input	1 IS ENADIEO; R t nin is enabled	t MCLR is disa	bled			
bit 6-5		ted: Read as '	n'	bica			
bit 4			, tornal Clock M	UV hit(1)			
DIL 4	1 = TMP0/T5	CKL external d	lock input is mu	UN DIL ^C	003		
	0 = TMR0/T5	CKI external c	lock input is mu	Itiplexed with F	RD0		
bit 3	PWM4MX: PV	VM4 MUX bit ⁽¹)	· · · · ·			
	1 = PWM4 ou	utput is multiple	exed with RB5				
	0 = PWM4 ou	utput is multiple	exed with RD5				
bit 2	SSPMX: SSP	I/O MUX bit ⁽¹⁾					
	1 = SCK/SCL	. clocks and SI	DA/SDI data are	e multiplexed w	ith RC5 and R	C4, respectivel	y. SDO output
	is multiplexed with RC7.						
	is multiple	exed with RD1.	JA/SDI data are	e multiplexed w	ith RD3 and R	D2, respectivel	y. SDO output
bit 1	Unimplement	ted: Read as '	o'				
bit 0	FLTAMX: FLT	A MUX bit ⁽¹⁾					
	$1 = \overline{FLTA}$ input	ut is multiplexe	d with RC1				
	0 = FLTA inpu	ut is multiplexe	d with RD4				

Note 1: Unimplemented in PIC18F2331/2431 devices; maintain this bit set.

24.2 Instruction Set

ADD	DLW	ADD Lite	ral to W	1			
Synta	ax:	[<i>label</i>] Al	DDLW	k			
Oper	ands:	$0 \le k \le 255$	5				
Oper	ation:	(W) + k \rightarrow	W				
Statu	s Affected:	N, OV, C, I	DC, Z				
Enco	oding:	0000	1111	kkkk	kkkk		
Description: The content 8-bit literal 'H W.			nts of W a 'k' and th	are added e result is	to the placed in		
Word	ls:	1	1				
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	5	Q4		
	Decode	Read literal 'k'	Proce Data	ess V a	Vrite to W		
			•	•			

ADD	DWF	ADD W to	o f				
Synt	ax:	[label] AD	DWF f	[,d [,a]]			
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]				
Oper	ration:	(W) + (f) →	→ dest				
Statu	is Affected:	N, OV, C, I	DC, Z				
Enco	oding:	0010	01da	ffff	ffff		
Description: Add W to register, 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register, 'f'. I is '0', the Access Bank will be select If 'a' is '1', the BSR is used.)′, the ', the r, 'f'. If 'a' selected.			
Word	ds:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proces	s W	/rite to		
		register 'f'	Data	des	stination		
<u>Exar</u>	<u>nple:</u> Before Instruc W	ADDWF tion = 0x17	REG, W				
	REG	= 0xC2					

After Instruction W

REG

=

=

0xD9

0xC2

Example: ADDLW 0x15

> Before Instruction W = 0x10 After Instruction

W = 0x25

BCF		Bit Clear	f			
Synta	ax:	[<i>label</i>] BC	CF f,b[,	a]		
Oper	ands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$				
Oper	ation:	$0 \rightarrow f < b >$				
Statu	s Affected:	None				
Enco	ding:	1001	bbba	fff	f	ffff
Desc	ription:	Bit 'b' in reg '0', the Acc overriding t the bank w BSR value.	gister, 'f', ess Banl he BSR v ill be sele	is clea k will b value. l ected a	ired. e se If 'a' is pe	If 'a' is lected, = 1, then er the
Word	s:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read register 'f'	Proce Data	ess a	reg	Write jister 'f'
<u>Exam</u>	<u>iple:</u>	BCF I	TLAG_RE	G, 7		
	Before Instruc FLAG_R	tion EG = 0xC7				
	After Instruction FLAG_REG = 0x47					

BN		Negative					
Synta	ax:	[<i>label</i>] BN	n				
Oper	ands:	-128 ≤ n ≤ 1	127				
Oper	ation:	if Negative (PC) + 2 + 2	bit is '1', 2n → PC				
Statu	is Affected:	None					
Enco	oding:	1110	0110 nn	nn nnnn			
Desc	ription:	If the Negative bit is '1', then the program will branch. The 2's complement number, '2n', is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Word	ls:	1					
Cycle	es:	1(2)	1(2)				
Q C If Ju	ycle Activity: imp:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No	No	No	No			
operation		operation	operation	operation			
lf No	o Jump:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal	Process	No			
		'n'	Data	operation			
<u>Exan</u>	nple:	HERE	BN Jump				

PC	=	address (HERE)	
After Instruction			
If Negative	=	1;	
PC	=	address (Jump)	
If Negative	=	0;	
PC	=	address (HERE +	

2)

CPFSGT Compare f with W, Skip if f >					
Syntax:	[label] C	CPFSGT f[,a]			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation: (f) – (W), skip if (f) > (W) (unsigned comparison)					
Status Affected:	None				
Encoding:	0110	010a ff	ff ffff		
Description: Words: Cycles:	Compares the contents of data memory location, 'f', to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two- cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value. 1 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
Q Cycle Activity:	~.	, aaa			
Q1	Q2	Q3	Q4		
Decode	Read	Process	No		
If a later.	register 'f'	Data	operation		
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
If skip and followe	d by 2-word ii	nstruction:	_		
Q1	Q2	Q3	Q4		
NO	N0 operation	NO	NO		
No	No	No	No		
operation	operation	operation	operation		
Example:	HERE NGREATEF GREATER	CPFSGT RE	EG		
Before Instruc PC W	tion = A = ?	ddress (here)		
After Instructio If REG PC If REG PC	on > W = A ≤ W = A	/; ddress (grea /; ddress (ngre	TER) ATER)		

CPFS	SLT	Compare	Compare f with W, Skip if f < W				
Synta	x:	[<i>label</i>] Cl	[<i>label</i>] CPFSLT f[,a]				
Opera	ands:	0 ≤ f ≤ 255 a ∈ [0,1]					
Opera	ation:	(f) – (W), skip if (f) < (unsigned o	(W) comparison))			
Status	Affected:	None					
Enco	ding:	0110	000a :	fff	ffff		
Descr	iption:	Compares location, 'f', performing If the conte contents of instruction executed in two-cycle ir Access Bar the BSR wi	Compares the contents of data memory location, 'f', to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overridden				
Words	3:	1					
Cycles:		1(2) Note: 3 o by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
Q Cy	cle Activity:						
F	Q1	Q2	Q3		Q4		
	Decode	Read	Process Data	on	No		
lf ski	0:	register i	Dulu	UP UP	cration		
	Q1	Q2	Q3		Q4		
	No	No	No		No		
L	operation	operation	operation	ор	eration		
lf ski	p and followed	d by 2-word in	struction:		0.4		
Г	Q1	Q2	Q3		Q4		
	operation	operation	operation	ор	eration		
	No	No	No		No		
	operation	operation	operation	ор	eration		
<u>Exam</u>	<u>ple:</u>	HERE (NLESS LESS	CPFSLT RE : :	G			
E	Before Instruc PC W	tion = Ad = ?	dress (HE	RE)			
ļ	After Instructic If REG PC If REG PC	on < ₩3 = Ad ≥ ₩3 = Ad	dress (LE	SS) ESS)			

MOVFF	Move f to	o f		
Syntax:	[label]	MOVFF	f _s ,f _d	
Operands:	$\begin{array}{l} 0 \leq f_s \leq 40 \\ 0 \leq f_d \leq 40 \end{array}$	95 95		
Operation:	$(f_{\text{S}}) \rightarrow f_{\text{d}}$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff _s ffff _d
Description:	The contermoved to a Location of where in the (000h to F tion, 'f _d ', ca 000h to FF Either sou (a useful s MOVFF is p transferring peripheral buffer or a The MOVFF DCL, TOS destination The MOVFF used to ma any interruo on page 9	nts of sou destinatio f source, ne 4096-b FFh) and an also be Fh. rce or des pecial situ particularly g a data n register (s n I/O port F instructi U, TOSH n register. F instructio dify inter upt is enal 7).	rce register, n register, 'f _s ', can be byte data s location o e anywhere stination ca uation). y useful fo nemory loc such as the). on cannot or TOSL a on should rupt settim- bled (see t	er, 'f _s ', are 'f _d '. e any- pace f destina- e from an be W r cation to a e transmit use the as the not be gs while he note
Words:	2			
Cycles:	2 (3)			
Q Cycle Activity:				_

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Before Instruction		
REG1	=	0x33
REG2	=	0x11
After Instruction		
REG1	=	0x33
REG2	=	0x33

MOVLB	Move Literal to Low Nibble in BSR							
Syntax:	[label] N	[label] MOVLB k						
Operands:	$0 \le k \le 255$							
Operation:	$k \to BSR$	$k \rightarrow BSR$						
Status Affected:	None							
Encoding:	0000	0001 00	00 kkkk					
Description: The 8-bit literal, 'k', is loaded into the Bank Select Register (BSR).								
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read literal 'k'	Process Data	Write literal 'k' to BSR					
Example:	MOVLB 5	5						
Before Instruction								

Before Instruction BSR register = 0x02 After Instruction BSR register = 0x05

26.2 DC Characteristics: Power-Down and Supply Current PIC18F2331/2431/4331/4431 (Industrial, Extended) PIC18LF2331/2431/4331/4431 (Industrial) (Continued)

PIC18LF (Indu	2331/2431/4331/4431 strial)		Standa Operati	i rd Oper	ating Conditions erature -4	ns (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial		
PIC18F2331/2431/4331/4431 (Industrial, Extended)			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Device	Тур	Max	Units	Conditions			
	Supply Current (IDD) ^(2,3)							
	PIC18LF2X31/4X31	5.1	9	μA	-10°C		Fosc = 32 kHz ⁽⁴⁾ (SEC_RUN mode, Timer1 as clock)	
		5.8	9	μA	+25°C	VDD = 2.0V		
		7.9	11	μA	+70°C			
	PIC18LF2X31/4X31	7.9	12	μA	-10°C			
		8.9	12	μA	+25°C	VDD = 3.0V		
		10.5	14	μA	+70°C			
	All devices	12.5	20	μA	-10°C			
		16.3	20	μA	+25°C			
		18.9	25	μA	+70°C	VDD - 3.0V		
		150	850	μA	+125°C			
	PIC18LF2X31/4X31	9.2	15	μA	-10°C			
		9.6	15	μA	+25°C	VDD = 2.0V		
		12.7	18	μA	+70°C			
	PIC18LF2X31/4X31	22.0	30	μA	-10°C	VDD = 3.0V	Fosc = 32 kHz ⁽⁴⁾ (SEC_IDLE mode, Timer1 as clock)	
		21.0	30	μA	+25°C			
		20.0	35	μΑ	+70°C			
	All devices	30	80	μA	-10°C			
		45	80	μA	+25°C	Vpp = 5 0V		
		45	85	μA	+70°C	VDD - 3.0V		
		250	850	μA	+125°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.