### Microchip Technology - PIC18F2431-I/SO Datasheet





Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f2431-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.2 Other Special Features

- **Memory Endurance:** The enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 100 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected boot block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Power Control PWM Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown on Fault detection and auto-restart to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN/J2602 bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 26.0 "Electrical Characteristics" for time-out periods.

- **High-Speed 10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reducing code overhead.
- Motion Feedback Module (MFM): This module features a Quadrature Encoder Interface (QEI) and an Input Capture (IC) module. The QEI accepts two phase inputs (QEA, QEB) and one index input (INDX) from an incremental encoder. The QEI supports high and low precision position tracking, direction status and change of direction interrupt and velocity measurement. The input capture features 3 channels of independent input capture with Timer5 as the time base, a Special Event Trigger to other modules and an adjustable noise filter on each IC input.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 2 minutes, that is stable across operating voltage and temperature.

### 5.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation.

Status bits from the RCON register ( $\overline{RI}$ ,  $\overline{TO}$ ,  $\overline{PD}$ ,  $\overline{POR}$  and  $\overline{BOR}$ ) are set or cleared differently in different Reset situations, as indicated in Table 5-2. These bits are used in software to determine the nature of the Reset.

Table 5-3 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets, and WDT wake-ups.

### FIGURE 5-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)



FIGURE 5-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



## 8.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure (see Section 8.4.1 "Flash Program Memory Erase Sequence").
- 5. Load Table Pointer with the address of the first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment.

- 7. Set the EECON1 register for the write operation by doing the following:
  - Set the EEPGD bit to point to program memory
  - Clear the CFGS bit to access program memory
  - · Set the WREN bit to enable byte writes
- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for the duration of the write (about 2 ms using internal timer).
- 13. Execute a NOP.
- 14. Re-enable interrupts.
- 15. Repeat Steps 6-14 seven times to write 64 bytes.
- 16. Verify the memory (table read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 8-3.

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	—	RBIP
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	<b>RBPU:</b> PORT 1 = All PORT 0 = PORTB p	B Pull-up Enal B pull-ups are pull-ups are ena	ble bit disabled abled by indivic	lual port latch v	values		
bit 6	INTEDG0: Ex	ternal Interrupt	0 Edge Selec	t bit			
	1 = Interrupt 0 = Interrupt	on rising edge on falling edge	Ū				
bit 5	INTEDG1: Ex	ternal Interrupt	1 Edge Select	t bit			
	1 = Interrupt 0 = Interrupt	on rising edge on falling edge					
bit 4	INTEDG2: Ex	ternal Interrupt	2 Edge Select	t bit			
	1 = Interrupt 0 = Interrupt	on rising edge on falling edge					
bit 3	Unimplemen	ted: Read as '	י)				
bit 2	<b>TMROIP:</b> TMF 1 = High prio 0 = Low prior	R0 Overflow Int rity ity	errupt Priority	bit			
bit 1	Unimplemen	ted: Read as '	י)				
bit 0	RBIP: RB Po	rt Change Inter	rupt Priority bit				
	1 = High prio 0 = Low prior	rity ity					

### REGISTER 10-2: INTCON2: INTERRUPT CONTROL REGISTER 2

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

### 14.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>).

The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>). A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

FIGURE 14-1: TIMER2 BLOCK DIAGRAM

### 14.3 Output of TMR2

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode. Timer2 can be optionally used as the shift clock source for the SSP module operating in SPI mode.

For additional information, see Section 19.0 "Synchronous Serial Port (SSP) Module".



### TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	54
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	57
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	57
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	57
TMR2	Timer2 Re	gister							55
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	55
PR2	Timer2 Pe	riod Register	ſ						55

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	54
IPR3	_	_	_	PTIP	IC3DRIP	IC2QEIP	IC1IP	TMR5IP	56
PIE3	_	—	—	PTIE	IC3DRIE	IC2QEIE	IC1IE	TMR5IE	56
PIR3	—	—	—	PTIF	IC3DRIF	IC2QEIF	IC1IF	TMR5IF	56
TMR5H	Timer5 Reg	gister High E	Byte						57
TMR5L	Timer5 Reg	Timer5 Register Low Byte							57
PR5H	Timer5 Per	riod Register	r High Byte						57
PR5L	Timer5 Per	riod Register	Low Byte		-		-		57
T5CON	T5SEN	RESEN	T5MOD	T5PS1	T5PS0	T5SYNC	TMR5CS	TMR5ON	57
CAP1BUFH/ VELRH	Capture 1	Capture 1 Register High Byte/Velocity Register High Byte <sup>(1)</sup>							58
CAP1BUFL/ VELRL	Capture 1 Register Low Byte/Velocity Register Low Byte <sup>(1)</sup>							58	
CAP2BUFH/ POSCNTH	Capture 2	Register Hig	h Byte/QEI	Position (	Counter Re	egister High	Byte <sup>(1)</sup>		58
CAP2BUFL/ POSCNTL	Capture 2	Register Lov	w Byte/QEI I	Position C	ounter Re	gister Low I	Byte <sup>(1)</sup>		58
CAP3BUFH/ MAXCNTH	Capture 3	Register Hig	h Byte/QEI	Max. Cou	nt Limit Re	egister High	Byte <sup>(1)</sup>		58
CAP3BUFL/ MAXCNTL	Capture 3	Register Lov	w Byte/QEI I	Max. Cour	nt Limit Re	gister Low	Byte <sup>(1)</sup>		58
CAP1CON	_	CAP1REN	_	_	CAP1M3	CAP1M2	CAP1M1	CAP1M0	59
CAP2CON	—	CAP2REN	—	—	CAP2M3	CAP2M2	CAP2M1	CAP2M0	59
CAP3CON	—	CAP3REN	_	_	CAP3M3	CAP3M2	CAP3M1	CAP3M0	59
DFLTCON	—	FLT4EN	FLT3EN	FLT2EN	FLT1EN	FLTCK2	FLTCK1	FLTCK0	59
QEICON	VELM	QERR	UP/DOWN	QEIM2	QEIM1	QEIM0	PDEC1	PDEC0	56

### TABLE 17-8: REGISTERS ASSOCIATED WITH THE MOTION FEEDBACK MODULE

**Legend:** — = unimplemented. Shaded cells are not used by the Motion Feedback Module.

Note 1: Register name and function determined by which submodule is selected (IC/QEI, respectively). See Section 17.1.10 "Other Operating Modes" for more information.

### 18.4.2 INTERRUPTS IN SINGLE-SHOT MODE

When the PWM time base is in the Single-Shot mode (PTMOD<1:0> = 01), an interrupt event is generated when a match with the PTPER register occurs. The PWM Time Base register (PTMR) is reset to zero on the following input clock edge and the PTEN bit is cleared. The postscaler selection bits have no effect in this Timer mode.

### 18.4.3 INTERRUPTS IN CONTINUOUS UP/DOWN COUNT MODE

In the Continuous Up/Down Count mode (PTMOD<1:0> = 10), an interrupt event is generated each time the value of the PTMR register becomes zero and the PWM time base begins to count upwards. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events. Figure 18-7 shows the interrupts in Continuous Up/Down Count mode.

### FIGURE 18-6: PWM TIME BASE INTERRUPT TIMING, SINGLE-SHOT MODE



### 18.6 PWM Duty Cycle

PWM duty cycle is defined by the PDCx (PDCxL and PDCxH) registers. There are a total of four PWM Duty Cycle registers for four pairs of PWM channels. The Duty Cycle registers have 14-bit resolution by combining six LSbs of PDCxH with the 8 bits of PDCxL. PDCx is a double-buffered register used to set the counting period for the PWM time base.

### 18.6.1 PWM DUTY CYCLE REGISTERS

There are four 14-bit Special Function Registers used to specify duty cycle values for the PWM module:

- PDC0 (PDC0L and PDC0H)
- PDC1 (PDC1L and PDC1H)
- PDC2 (PDC2L and PDC2H)
- PDC3 (PDC3L and PDC3H)

The value in each Duty Cycle register determines the amount of time that the PWM output is in the active state. The upper 12 bits of PDCx holds the actual duty cycle value from PTMRH/L<11:0>, while the lower 2 bits control which internal Q clock the duty cycle match will occur. This 2-bit value is decoded from the Q clocks as shown in Figure 18-11 (when the prescaler is 1:1 or PTCKPS<1:0> = 00).

In Edge-Aligned mode, the PWM period starts at Q1 and ends when the Duty Cycle register matches the PTMR register as follows. The duty cycle match is considered when the upper 12 bits of the PDCx are equal to the PTMR and the lower 2 bits are equal to Q1, Q2, Q3 or Q4, depending on the lower two bits of the PDCx (when the prescaler is 1:1 or PTCKPS<1:0> = 00).

Note:	When	the	pres	caler	is	not	1:1
	(PTCK	PS<1:0	)> ≠	~00),	the	duty	cycle
	match	occurs	s at i	the Q	1 cl	ock c	of the
	instruct	tion cy	vcle v	vhen	the	PTMF	and 8
	PDCx I	match	occurs	S.			

Each compare unit has logic that allows override of the PWM signals. This logic also ensures that the PWM signals will complement each other (with dead-time insertion) in Complementary mode (see **Section 18.7** "**Dead-Time Generators**").



R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
SMP	CKE	D/A	Р	S	R/W	UA	BF	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit. rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	= Bit is unknown	
bit 7	SMP: Sample	e bit						
	1 = Input data	<u>iode:</u> a sampled at er	nd of data outp	ut time				
	0 = Input data	a sampled at m	iddle of data o	utput time				
	SPI Slave mo	<u>ode:</u>						
hit 6		e cleared when	SPI IS USED IN t bit (Eiguro 10	Slave mode.	and Eiguro 10	1 1)		
DILO	SPI mode. Cl	KP = 0:	t bit (Figure 18	-2, Figure 19-0	and Figure 19	-4)		
	1 = Data tran	smitted on risin	g edge of SCk	<				
	0 = Data tran	smitted on fallir	ng edge of SCI	K				
	1 = Data tran	<u>KP = 1:</u> smitted on fallir	ng edge of SCI	K				
	0 = Data tran	smitted on risin	g edge of SCk	κ				
	<u>I<sup>2</sup>C™ mode:</u>	he maintained	alaar					
hit 5	D/A Data/Ad	$\frac{1}{1}$	ode only)					
bit 5	1 = Indicates	that the last by	te received or	transmitted wa	is data			
	0 = Indicates	that the last by	te received or	transmitted wa	is address			
bit 4	P: Stop bit (I <sup>2</sup>	C mode only)						
	I his bit is cle cleared.	ared when the	SSP module is	s disabled or wi	hen the Start bi	t is detected las	st; SSPEN is	
	1 = Indicates 0 = Stop bit w	that a Stop bit l	has been dete d last	cted last (this b	oit is '0' on Res	et)		
bit 3	S: Start bit (I <sup>2</sup>	C mode only)						
	This bit is cle	ared when the	SSP module is	disabled or wl	hen the Stop bi	t is detected las	st; SSPEN is	
	cleared.	that a Start hit	has haan data	cted last (this h	nit is '0' on Res	et)		
	0 = Start bit v	vas not detecte	d last					
bit 2	<b>R/W</b> : Read/W	/rite Informatior	n bit (I <sup>2</sup> C mode	e only)				
	This bit holds	the R/W bit inf	ormation follow	ving the last ad	ldress match. T	his bit is only v	alid from the	
	1 = Read		ian bit, Stop bi					
	0 = Write							
bit 1	UA: Update A	Address bit (10-	Bit I <sup>2</sup> C mode of	only)				
	1 = Indicates 0 = Address	that the user no does not need t	eeds to update	e the address in	n the SSPADD	register		
bit 0	BF: Buffer Fu	Ill Status bit						
	Receive (SPI	and I <sup>2</sup> C modes	<u>8):</u> BLIF is full					
	1 = Receive	not complete, SSPE	SPBUF is emp	oty				
	<u>Transmit (I<sup>2</sup>C</u>	mode only):						
	1 = Iransmit 0 = Transmit	in progress, SS complete, SSP	BUF is full					

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0
Logondy							
R - Roadah	lo hit	M = Mritabla	hit	II – Unimplor	nonted hit rea	ud as '0'	
		$41^{\circ}$ = Rit is so	ы. +	$0^{\circ} = \text{Bit is closed}$	arod	v – Bitic unkr	
	IFUN		L		areu		IOWIT
bit 7	SPEN: Seria	al Port Enable b	it				
	1 = Serial p	ort enabled					
	0 = Serial p	ort disabled					
bit 6	RX9: 9-Bit R	Receive Enable	bit				
	1 = Selects 0 = Selects	9-bit reception 8-bit reception					
bit 5	SREN: Sing	le Receive Enal	ble bit				
	Asynchrono	<u>us mode</u> :					
	Don't care.						
	Synchronou	<u>s mode – Maste</u>	er:				
	1 = Enables	s single receive					
	This bit is cle	eared after receive	ption is comple	ete.			
	Synchronou	s mode – Slave	<u>:</u>				
hit 1	CDEN: Cont		- Caabla bit				
DIT 4	Asynchronou	unuous Receive	e Enable bit				
	1 = Enables	s receiver					
	0 = Disable	s receiver					
	<u>Synchronou</u>	<u>s mode:</u>					
	1 = Enables 0 = Disables	s continuous rec s continuous re	ceive until enat ceive	le bit, CREN, is	cleared (CRE	EN overrides SR	EN)
bit 3	ADDEN: Ad	dress Detect Er	nable bit				
	<u>Asynchrono</u>	<u>us mode 9-Bit (</u>	RX9 = <u>1)</u> :				
	1 = Enables 0 = Disables	s address detec s address detec	tion, enables ir ction, all bytes a	nterrupt and load and load and load and and and and and and and and and a	ds the receive d ninth bit can	buffer when RS be used as part	R<8> is set ity bit
	<u>Asynchrono</u> Don't care.	us mode 8-Bit (I	<u>RX9 = 0)</u> :				
bit 2	FERR: Fram	ning Error bit					
	1 = Framing 0 = No fram	g error (can be o ling error	cleared by read	ling RCREGx re	egister and rec	eiving next valio	d byte)
bit 1	OERR: Ove	rrun Error bit					
	1 = Overrur 0 = No over	n error (can be c rrun error	cleared by clea	ring bit, CREN)			
bit 0	RX9D: 9th E	Bit of Received I	Data				
	This can be	address/data bi	t or a parity bit	and must be ca	alculated by us	ser firmware.	

**ASYNCHRONOUS RECEPTION** 

To set up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate 1. baud rate. If a high-speed baud rate is desired, set bit, BRGH (see Section 20.2 "EUSART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing 2. bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXIE.
- If 9-bit transmission is desired, set transmit bit, 4 TX9. Can be used as address/data bit.

- Enable the transmission by setting bit, TXEN, 5. which will also set bit, TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREG register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

### Start bit Start Start RX (Pin) ′bit 0 🛛 (bit 7/8/ ' Stop Stop Stop bit bit bit 1 bit bit 0 bit 7/8 bit 7/8/ bit Rcv Shift Reg → Rcv Buffer Reg Word 2 RCREG Word 1 RCREG Read Rcv Buffer Reg RCREG RCIF (Interrupt Flag) OERR bit CREN Note: This timing diagram shows three words appearing on the RX input. The RCREG (Receive Buffer) is read after the third word, causing the OERR (Overrun) bit to be set.

### **TABLE 20-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	54
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	57
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	57
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	57
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	56
RCREG	EUSART Re	ceive Register	r						56
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	56
BAUDCON	—	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	56
SPBRGH	EUSART Baud Rate Generator Register High Byte								56
SPBRG	EUSART Ba	ud Rate Gene	rator Regis	ster Low B	yte				56

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for asynchronous reception.

**FIGURE 20-6:** 

### 20.3.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line, while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 20-7), and asynchronously if the device is in Sleep mode (Figure 20-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

## 20.3.4.1 Special Considerations Using Auto-Wake-up

Since Auto-Wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-of-character

and cause data or framing errors. To work properly, therefore, the initial characters in the transmission must be all '0's. This can be 00h (8 bits) for standard RS-232 devices, or 000h (12 bits) for LIN/J2602 bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

## 20.3.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/ DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set), and the RCIF flag is set, should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

### FIGURE 20-7: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION



### FIGURE 20-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



### 20.4 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/ CK/SS and RC7/RX/DT/SDO I/O pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SCKP bit (BAUDCON<4>). Setting SCKP sets the Idle state on CK as high, while clearing the bit, sets the Idle state low. This option is provided to support Microwire devices with this module.

### 20.4.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 20-2. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit, TXIF (PIR1<4>), is set. The interrupt can be enabled/disabled by setting/clearing enable bit, TXIE (PIE1<4>). Flag bit, TXIF, will be set, regardless of the state of enable bit, TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit, TXIF, indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



### FIGURE 20-10: SYNCHRONOUS TRANSMISSION

### 20.5 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the RC6/TX/CK/SS pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

### 20.5.1 EUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit, TXIF, will not be set.
- When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set.
- e) If enable bit, TXIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	54
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	57
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	57
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	57
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	56
TXREG	EUSART Tr	ansmit Regist	er						56
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	56
BAUDCON	—	RCIDL	—	SCKP	BRG16		WUE	ABDEN	56
SPBRGH	EUSART Baud Rate Generator Register High Byte								56
SPBRG	EUSART Ba	aud Rate Gen	erator Reg	ister Low	Byte				56

### TABLE 20-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

### REGISTER 23-4: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)

U-0	U	R/P-1	R/P-1	R/P-1	R/P-1	U	U
_	—	T1OSCMX	HPOL <sup>(1)</sup>	LPOL <sup>(1)</sup>	PWMPIN <sup>(3)</sup>	_	_
bit 7							bit 0

Legend:			
R = Read	able bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value	e when device	is unprogrammed	U = Unchanged from programmed state
bit 7-6	Unimple	emented: Read as '0'	
bit 5	T1OSCM	<b>IX:</b> Timer1 Oscillator Mode bit	
	1 = Low	-power Timer1 operation when m	icrocontroller is in Sleep mode
	0 = Star	ndard (legacy) Timer1 oscillator o	peration
bit 4	HPOL: H	High Side Transistors Polarity bit	(i.e., Odd PWM Output Polarity Control bit) <sup>(1)</sup>
	1 = PWI	M1, 3, 5 and 7 are active-high (de	efault) <sup>(2)</sup>
	0 = PWI	M1, 3, 5 and 7 are active-low <sup>(2)</sup>	
bit 3	LPOL: L	ow Side Transistors Polarity bit (i	.e., Even PWM Output Polarity Control bit) <sup>(1)</sup>
	1 = PWI	M0, 2, 4 and 6 are active-high (de	efault) <sup>(2)</sup>
	0 = PWI	M0, 2, 4 and 6 are active-low <sup>(2)</sup>	
bit 2	PWMPIN	I: PWM Output Pins Reset State	Control bit <sup>(3)</sup>
	1 = PW	M outputs are disabled upon Res	et (default)
	0 = PWI	M outputs drive active states upo	n Reset
bit 1-0	Unimple	emented: Read as '0'	
Note 1:	Polarity cont	rol bits. HPOL and LPOL. define	PWM signal output active and inactive states: PWM states

- ote 1: Polarity control bits, HPOL and LPOL, define PWM signal output active and inactive states; PV generated by the Fault inputs or PWM manual override.
  - 2: PWM6 and PWM7 output channels are only available on PIC18F4331/4431 devices.
  - **3:** When PWMPIN = 0, PWMEN<2:0> = 101 if the device has eight PWM output pins (40 and 44-pin devices) and PWMEN<2:0> = 100 if the device has six PWM output pins (28-pin devices). PWM output polarity is defined by HPOL and LPOL.

INCI	NCFSZ Increment f, Skip if 0								
Synta	ax:	[ <i>label</i> ] IN	ICFSZ	f [,d [,a]]					
Oper	ands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$						
Oper	ation:	(f) + 1 $\rightarrow$ de skip if resul	(f) + 1 $\rightarrow$ dest, skip if result = 0						
Statu	s Affected:	None							
Enco	ding:	0011	11da	ffff	ffff				
Desc	ription:	The conten incremente placed in W placed back If the result which is alr and a NOP i it a two-cyc Access Bar overriding the the bank wi BSR value.	The contents of register, 't', are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register, 'f'. If the result is '0', the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the						
Word	ls.	1							
Cvcle		1(2)							
		Note: 3 cy by a	cles if sł 2-word	kip and foll instructior	lowed				
QC	ycle Activity:	02	03		04				
	Decode	Read	Proce	ss V	Vrite to				
	200040	register 'f'	Data	a des	stination				
lf sk	ip:								
	Q1	Q2	Q3		Q4				
	No	No	No		No				
16 - 1-	operation	operation	operat	ion op	eration				
IT SK	ip and followe	d by 2-word in:	struction	-	04				
		Q2		, 	Q4				
	operation	operation	operat	ion or	peration				
	No	No	No		No				
	operation	operation	operat	ion op	eration				
Exan	nple:	HERE NZERO ZERO	INCFSZ	CNT					
	Before Instruc	tion							
	PC	= Address	(HERE	)					
	After Instruction	on							
	CNT	= CNT + 7	1						
	If CNT	= 0;							
	FC If CNT	$-$ Address $\pm 0^{\circ}$	(ZERC	)					
	PC	= Address	(NZER	.0)					

INFSNZ		Increme	Increment f, Skip if Not 0						
Syntax:		[label]	[ <i>label</i> ] INFSNZ f[,d[,a]]						
Operands:		$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:		(f) + 1 $\rightarrow$ c skip if resu	(f) + 1 $\rightarrow$ dest, skip if result $\neq 0$						
Status Affe	ected:	None	None						
Encoding:		0100	10da	fff	f ffff				
Description:		The conten- incrementer placed in V placed bac If the result instruction discarded, instead, m instruction will be selevalue. If 'a selected a	The contents of register, 'f', are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register, 'f'. If the result is not '0', the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be						
Words:		1							
Cycles:		1(2) <b>Note:</b> 3 by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
Q Cycle	Activity:								
	Q1	Q2	Q3	3	Q4				
De	ecode	Read register 'f'	Proce	ess	Write to destination				
lf skip:		regiotor i	Dua	~	dootination				
	Q1	Q2	Q3	3	Q4				
	No	No	No		No				
ope	eration	operation	operation		operation				
If skip and followed		d by 2-word ii	nstruction	:					
	Q1	Q2	Q3	3	Q4				
00	N0 eration	N0 operation	NO	ion	N0 operation				
- Opt	No	No	No	.1011	No				
оре	eration	operation	operat	tion	operation				
Example: HERE INFSNZ REG ZERO NZERO									
Befo	re Instruc PC	tion = Addres	on = Address (HERE)						
After InstructionREG=REG + 1If REG $\neq$ 0;PC=Address (NZERO)If REG=0;PC=Address (ZERO)									

RLNCF	Rotate L	Rotate Left f (No Carry)						
Syntax:	[ label ]	[label] RLNCF f[,d[,a]]						
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$						
Operation:	$(f < n >) \rightarrow c$ $(f < 7 >) \rightarrow c$	$(f) \rightarrow dest,$ $(f<7>) \rightarrow dest<0>$						
Status Affected:	N, Z	N, Z						
Encoding:	0100	01da	ffff	ffff				
	one bit to t placed in V stored bac Access Ba ing the BS bank will b value.	The contents of register, 'f', are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register, 'f'. If 'a' is '0', the Access Bank will be selected, overrid- ing the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proces Data	s W des	Write to destination				
Example:	RLNCF	REG						
Before Instruc REG	tion = 1010 1	.011						
After Instructio REG	on = 0101 0	111						

RRCF	Rotate Right f through Carry						
Syntax:	[ <i>label</i> ] RRCF f [,d [,a]]						
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(f < n >) \rightarrow dest < n - 1 >,$ $(f < 0 >) \rightarrow C,$ $(C) \rightarrow dest < 7 >$						
Status Affected:	C, N, Z						
Encoding:	0011	00da	fff	f ffff			
	Flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register, 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.						
		reg	ISLEIT				
		- Teg					
Words:		• reg					
Words: Cycles:	1 1	- reg					
Words: Cycles: Q Cycle Activity:	1 1						
Words: Cycles: Q Cycle Activity: Q1	1 1 Q2			Q4			
Words: Cycles: Q Cycle Activity: Q1 Decode	1 1 Q2 Read register 'f'	Q3 Proce Data	ss	Q4 Write to destination			
Words: Cycles: Q Cycle Activity: Q1 Decode	1 1 Q2 Read register 'f'	Q3 Proce Data	ss	Q4 Write to destination			
Words: Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u>	C 1 1 Q2 Read register 'f'	Q3 Proce Data	ss	Q4 Write to destination			
Words: Cycles: Q Cycle Activity: Q1 Decode <u>Example:</u> Before Instruc REG C	C           1           1           Q2           Read           register 'f'           RRCF           tion           =           1110           =           0	Q3 Proce Data REG, W	ss	Q4 Write to destination			

## 26.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iικ (Vι < 0 or Vι > VDD)	±20 mA
Output clamp current, Iок (Vo < 0 or Vo > Voo)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

**Note 1:** Power dissipation is calculated as follows:

 $Pdis = VDD x \{IDD - \sum IOH\} + \sum \{(VDD - VOH) x IOH\} + \sum (VOL x IOL)$ 

**2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2331/2431/4331/4431 (Industrial, Extended) PIC18LF2331/2431/4331/4431 (Industrial)

PIC18LF2331/2431/4331/4431 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F2331/2431/4331/4431 (Industrial, Extended)			<b>Standa</b> Operati	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param Device Typ			Max	Units	s Conditions			
	Power-Down Current (IPD)	(1)						
	PIC18LF2X31/4X31	0.1	0.5	μA	-40°C			
		0.1	0.5	μA	+25°C	VDD = 2.0V		
		0.2	1.9	μA	+85°C	(Cicep mode)		
	PIC18LF2X31/4X31	0.1	0.5	μA	-40°C	$\lambda = 2.0 \lambda$		
		0.1	0.5	μA	+25°C	VDD = 3.0V (Sleep mode)		
		0.3	1.9	μA	+85°C	(Sleep mode)		
	All devices	0.1	2.0	μA	-40°C			
	0.1		2.0	μA	+25°C	VDD = 5.0V		
			6.5	μA	+85°C	( <b>Sleep</b> mode)		
		5	33	μA	+125°C			

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

### TABLE 26-2: LOW-VOLTAGE DETECT CHARACTERISTICS (CONTINUED)

PIC18LF2331/2431/4331/4431 (Industrial)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC18F2331/2431/4331/4431 (Industrial, Extended)			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Chara	Min	Тур†	Max	Units	Conditions		
D420B	Vlvd	LVD Voltage on VDD T	Industrial Low Voltage (-40°C to -10°C)						
		PIC18LF2X31/4X31	LVDL<3:0> = 0000	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0001	N/A	N/A	N/A	V	Reserved	
			LVDL<3:0> = 0010	1.99	2.26	2.53	V		
			LVDL<3:0> = 0011	2.16	2.45	2.75	V		
			LVDL<3:0> = 0100	2.25	2.55	2.86	V		
			LVDL<3:0> = 0101	2.43	2.77	3.10	V		
			LVDL<3:0> = 0110	2.53	2.87	3.21	V		
			LVDL<3:0> = 0111	2.70	3.07	3.43	V		
			LVDL<3:0> = 1000	2.96	3.36	3.77	V		
			LVDL<3:0> = 1001	3.14	3.57	4.00	V		
			LVDL<3:0> = 1010	3.23	3.67	4.11	V		
		LVDL<3:0> = 1011	3.41	3.87	4.34	V			
			LVDL<3:0> = 1100	3.58	4.07	4.56	V		
			LVDL<3:0> = 1101	3.76	4.28	4.79	V		
			LVDL<3:0> = 1110	4.04	4.60	5.15	V		
D420C	Vlvd	LVD Voltage on VDD T	ransition High-to-Low	Industrial (-10°C to +85°C)					
		PIC18F2X31/4X31	LVDL<3:0> = 1101	3.93	4.28	4.62	V		
			LVDL<3:0> = 1110	4.23	4.60	4.96	V		
D420D	Vlvd	LVD Voltage on VDD T	Industrial (-40°C to -10°C)						
		PIC18F2X31/4X31	LVDL<3:0> = 1101	3.76	4.28	4.79	V	Reserved	
			LVDL<3:0> = 1110	4.04	4.60	5.15	V		
D420E	VLVD	LVD Voltage on VDD T	Extended (-10°C to +85°C)						
		PIC18F2X31/4X31	LVDL<3:0> = 1101	3.94	4.28	4.62	V		
			LVDL<3:0> = 1110	4.23	4.60	4.96	V		
D420F	VLVD	VD LVD Voltage on VDD Transition High-to-Low			Extended (-40°C to -10°C, +85°C to +125°C)				
		PIC18F2X31/4X31 LVDL<3:0>		3.77	4.28	4.79	V	Reserved	
			LVDL<3:0> = 1110	4.05	4.60	5.15	V		

Legend: Shading of rows is to assist in readability of the table.

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.