



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number of I/O	36
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic18f4431-i-ml">https://www.e-xfl.com/product-detail/microchip-technology/pic18f4431-i-ml</a>

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-60932-490-2

*Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*


---

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2002 ==**

# PIC18F2331/2431/4331/4431

## Pin Diagrams (Continued)

### 44-Pin TQFP




- Note 1:** RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.
- 2:** RD4 is the alternate pin for FLTA.
- 3:** RD5 is the alternate pin for PWM4.

# PIC18F2331/2431/4331/4431

## Pin Diagrams (Continued)

44-Pin QFN<sup>(2)</sup>



**Note 1:** RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL.

**2:** For the QFN package, it is recommended that the bottom pad be connected to VSS.

**3:** RD4 is the alternate pin for FLTA.

**4:** RD5 is the alternate pin for PWM4.

## 4.0 POWER-MANAGED MODES

PIC18F2331/2431/4331/4431 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked, and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PIC® devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

### 4.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in [Table 4-1](#).

#### 4.1.1 CLOCK SOURCES

The SCS<1:0> bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC<3:0> Configuration bits
- the secondary clock (the Timer1 oscillator)
- the internal oscillator block (for RC modes)

#### 4.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in [Section 4.1.3 “Clock Transitions and Status Indicators”](#) and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

**TABLE 4-1: POWER-MANAGED MODES**

Mode	OSCCON Bits<7,1:0>		Module Clocking		Available Clock and Oscillator Source
	IDLEN <sup>(1)</sup>	SCS<1:0>	CPU	Peripherals	
Sleep	0	N/A	Off	Off	None – All clocks are disabled
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block. <sup>(2)</sup> This is the normal, full-power execution mode.
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block <sup>(2)</sup>
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block <sup>(2)</sup>

**Note 1:** IDLEN reflects its value when the SLEEP instruction is executed.

**2:** Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

# PIC18F2331/2431/4331/4431

## 5.0 RESET


The PIC18F2331/2431/4331/4431 devices differentiate between various kinds of Reset:

- Power-on Reset (POR)
- $\overline{\text{MCLR}}$  Reset during normal operation
- $\overline{\text{MCLR}}$  Reset during Sleep
- Watchdog Timer (WDT) Reset (during execution)
- Programmable Brown-out Reset (BOR)
- RESET Instruction
- Stack Full Reset
- Stack Underflow Reset

This section discusses Resets generated by  $\overline{\text{MCLR}}$ , POR and BOR, and the operation of the various start-up timers. Stack Reset events are covered in [Section 6.1.2.4 “Stack Full/Underflow Resets”](#). WDT Resets are covered in [Section 23.2 “Watchdog Timer \(WDT\)”](#).

A simplified block diagram of the On-Chip Reset Circuit is shown in [Figure 5-1](#).

**FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT**



## 5.2 Master Clear ( $\overline{\text{MCLR}}$ )

The  $\overline{\text{MCLR}}$  pin can trigger an external Reset of the device by holding the pin low. These devices have a noise filter in the  $\overline{\text{MCLR}}$  Reset path that detects and ignores small pulses.

The  $\overline{\text{MCLR}}$  pin is not driven low by any internal Resets, including the Watchdog Timer.

In PIC18F2331/2431/4331/4431 devices, the  $\overline{\text{MCLR}}$  input can be disabled with the MCLRE Configuration bit. When MCLRE is disabled, the pin becomes a digital input. For more information, see [Section 11.5 “PORTE, TRISE and LATE Registers”](#).

## 5.3 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the  $\overline{\text{MCLR}}$  pin through a resistor (1 k $\Omega$  to 10 k $\Omega$ ) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. The minimum rise rate for VDD is specified (Parameter D004). For a slow rise time, see [Figure 5-2](#).


When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (such as voltage, frequency and temperature) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

Power-on Reset events are captured by the  $\overline{\text{POR}}$  bit (RCON<1>). The state of the bit is set to ‘0’ whenever a POR occurs and does not change for any other Reset event.  $\overline{\text{POR}}$  is not reset to ‘1’ by any hardware event. To capture multiple events, the user manually resets the bit to ‘1’ in software following any Power-on Reset.

**Note:** The following decoupling method is recommended:

1. A 1  $\mu\text{F}$  capacitor should be connected across AVDD and AVSS.
2. A similar capacitor should be connected across VDD and VSS.

**FIGURE 5-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)**



## 5.4 Brown-out Reset (BOR)

A Configuration bit, BOREN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below VBOR (Parameter D005A through D005F) for greater than TBOR (Parameter 35), the brown-out situation will reset the chip. A Reset may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR. If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay TPWRT (Parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay. Enabling the Brown-out Reset does not automatically enable the PWRT.

# PIC18F2331/2431/4331/4431

**TABLE 5-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)**

Register	Applicable Devices				Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
ADRESH	2331	2431	4331	4431	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADRESL	2331	2431	4331	4431	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	2331	2431	4331	4431	--00 0000	--00 0000	--uu uuuu
ADCON1	2331	2431	4331	4431	00-0 0000	00-0 0000	uu-u uuuu
ADCON2	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
ADCON3	2331	2431	4331	4431	00-0 0000	00-0 0000	uu-u uuuu
ADCHS	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
CCPR1H	2331	2431	4331	4431	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1L	2331	2431	4331	4431	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	2331	2431	4331	4431	--00 0000	--00 0000	--uu uuuu
CCPR2H	2331	2431	4331	4431	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2L	2331	2431	4331	4431	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	2331	2431	4331	4431	--00 0000	--00 0000	--uu uuuu
ANSEL1	2331	2431	4331	4431	---- ---1	---- ---1	---- ---u
ANSEL0	2331	2431	4331	4431	1111 1111	1111 1111	uuuu uuuu
T5CON	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
QEICON	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
SPBRGH	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
SPBRG	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
RCREG	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
TXREG	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
TXSTA	2331	2431	4331	4431	0000 -010	0000 -010	uuuu -uuu
RCSTA	2331	2431	4331	4431	0000 000x	0000 000x	uuuu uuuu
BAUDCON	2331	2431	4331	4431	-1-1 0-00	-1-1 0-00	-u-u u-uu
EEADR	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
EEDATA	2331	2431	4331	4431	0000 0000	0000 0000	uuuu uuuu
EECON2	2331	2431	4331	4431	0000 0000	0000 0000	0000 0000
EECON1	2331	2431	4331	4431	xx-0 x000	uu-0 u000	uu-0 u000
IPR3	2331	2431	4331	4431	---1 1111	---1 1111	---u uuuu
PIE3	2331	2431	4331	4431	---0 0000	---0 0000	---u uuuu
PIR3	2331	2431	4331	4431	---0 0000	---0 0000	---u uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.  
Shaded cells indicate conditions do not apply for the designated device.

- Note 1:** One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- Note 2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- Note 3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- Note 4:** See [Table 5-2](#) for Reset value for specific condition.
- Note 5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- Note 6:** Bit 3 of PORTE and LATE are enabled if MCLR functionality is disabled. When not enabled as the PORTE pin, they are disabled and read as '0'. The 28-pin devices do not have only RE3 implemented.




## 8.3 Reading the Flash Program Memory

The `TBLRD` instruction is used to retrieve data from program memory and place it into data RAM. Table reads from program memory are performed one byte at a time.

`TBLPTR` points to a byte address in program space. Executing a `TBLRD` instruction places the byte pointed to into `TABLAT`. In addition, `TBLPTR` can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. [Figure 8-4](#) shows the interface between the internal program memory and the `TABLAT`.

**FIGURE 8-4: READS FROM FLASH PROGRAM MEMORY**



**EXAMPLE 8-1: READING A FLASH PROGRAM MEMORY WORD**

```

        MOVLW    CODE_ADDR_UPPER           ; Load TBLPTR with the base
        MOVWF    TBLPTRU                   ; address of the word
        MOVLW    CODE_ADDR_HIGH
        MOVWF    TBLPTRH
        MOVLW    CODE_ADDR_LOW
        MOVWF    TBLPTRL
READ_WORD
        TBLRD*+                             ; read into TABLAT and increment TBLPTR
        MOVF     TABLAT,W                   ; get data
        MOVWF    WORD_EVEN
        TBLRD*+                             ; read into TABLAT and increment TBLPTR
        MOVF     TABLAT,W                   ; get data
        MOVWF    WORD_ODD
    
```

# PIC18F2331/2431/4331/4431

## REGISTER 10-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	PTIE	IC3DRIE	IC2QEIE	IC1IE	TMR5IE
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7-5 **Unimplemented:** Read as '0'
- bit 4 **PTIE:** PWM Time Base Interrupt Enable bit  
 1 = PTIF enabled  
 0 = PTIF disabled
- bit 3 **IC3DRIE:** IC3 Interrupt Enable/Direction Change Interrupt Enable bit  
IC3 Enabled (CAP3CON<3:0>):  
 1 = IC3 interrupt enabled  
 0 = IC3 interrupt disabled  
QEI Enabled (QEIM<2:0>):  
 1 = Change of direction interrupt enabled  
 0 = Change of direction interrupt disabled
- bit 2 **IC2QEIE:** IC2 Interrupt Flag/QEI Interrupt Flag Enable bit  
IC2 Enabled (CAP2CON<3:0>):  
 1 = IC2 interrupt enabled  
 0 = IC2 interrupt disabled  
QEI Enabled (QEIM<2:0>):  
 1 = QEI interrupt enabled  
 0 = QEI interrupt disabled
- bit 1 **IC1IE:** IC1 Interrupt Enable bit  
 1 = IC1 interrupt enabled  
 0 = IC1 interrupt disabled
- bit 0 **TMR5IE:** Timer5 Interrupt Enable bit  
 1 = Timer5 interrupt enabled  
 0 = Timer5 interrupt disabled

## 17.1.5 ENTERING INPUT CAPTURE MODE AND CAPTURE TIMING

The following is a summary of functional operation upon entering any of the Input Capture modes:

1. After the module is configured for one of the Capture modes by setting the Capture Mode Select bits (CAPxM<3:0>), the first detected edge captures the Timer5 value and stores it in the CAPxBUF register. The timer is then reset (depending on the setting of CAPxREN bit) and starts to increment according to its settings (see Figure 17-4, Figure 17-5 and Figure 17-6).
2. On all edges, the capture logic performs the following:
  - a) Input Capture mode is decoded and the active edge is identified.
  - b) The CAPxREN bit is checked to determine whether Timer5 is reset or not.
  - c) On every active edge, the Timer5 value is recorded in the Input Capture Buffer (CAPxBUF).
  - d) Reset Timer5 after capturing the value of the timer when the CAPxREN bit is enabled. Timer5 is reset on every active capture edge in this case.
  - e) On all continuing capture edge events, repeat steps (a) through (d) until the operational mode is terminated, either by user firmware, POR or BOR.
  - f) The timer value is not affected when switching into and out of various Input Capture modes.

## 17.1.6 TIMER5 RESET

Every input capture trigger can optionally reset (TMR5). The Capture Reset Enable bit, CAPxREN, gates the automatic Reset of the time base of the capture event with this enable Reset signal. All capture events reset the selected timer when CAPxREN is set. Resets are disabled when CAPxREN is cleared (see Figure 17-4, Figure 17-5 and Figure 17-6).

**Note:** The CAPxREN bit has no effect in Pulse-Width Measurement mode.

## 17.1.7 IC INTERRUPTS


There are four operating modes for which the IC module can generate an interrupt and set one of the Interrupt Capture Flag bits (IC1IF, IC2QEIF or IC3DRIF). The interrupt flag that is set depends on the channel in which the event occurs. The modes are:

- Edge Capture (CAPxM<3:0> = 0001, 0010, 0011 or 0100)
- Period Measurement Event (CAPxM<3:0> = 0101)
- Pulse-Width Measurement Event (CAPxM<3:0> = 0110 or 0111)
- State Change Event (CAPxM<3:0> = 1000)

**Note:** The Special Event Trigger is generated only in the Special Event Trigger mode on the CAP1 input (CAP1M<3:0> = 1110 and 1111). IC1IF interrupt is not set in this mode.

The timing of interrupt and Special Event Trigger events is shown in Figure 17-7. Any active edge is detected on the rising edge of Q2 and propagated on the rising edge of Q4 rising edge. If an active edge happens to occur any later than this (on the falling edge of Q2, for example), then it will be recognized on the next Q2 rising edge.

**FIGURE 17-7: CAPx INTERRUPTS AND IC1 SPECIAL EVENT TRIGGER**



---

--



# PIC18F2331/2431/4331/4431

## 19.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- The Buffer Full bit, BF, is set.
- An  $\overline{\text{ACK}}$  pulse is generated.
- SSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave (Figure 19-7). The five Most Significant bits (MSBs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSBs of the address.

The sequence of events for 10-Bit Addressing mode is as follows, with Steps 7-9 for slave-transmitter:

- Receive first (high) byte of address (SSPIF, BF and UA bits are set).
- Update the SSPADD register with second (low) byte of address (clears bit, UA, and releases the SCL line).
- Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.
- Receive second (low) byte of address (SSPIF, BF and UA bits are set).
- Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit, UA.
- Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.
- Receive Repeated Start condition.
- Receive first (high) byte of address (SSPIF and BF bits are set).
- Read the SSPBUF register (clears bit, BF) and clear flag bit, SSPIF.

**TABLE 19-2: DATA TRANSFER RECEIVED BYTE ACTIONS**

Status Bits as Data Transfer is Received		SSPSR → SSPBUF	Generate $\overline{\text{ACK}}$ Pulse	Set SSPIF Bit (SSP interrupt occurs if enabled)
BF	SSPOV			
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	No	No	Yes

**Note:** Shaded cells show the conditions where the user software did not properly clear the overflow condition.

# PIC18F2331/2431/4331/4431

**TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)**

BAUD RATE (K)	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16

BAUD RATE (K)	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1								
	Fosc = 4.000 MHz			Fosc = 2.000 MHz			Fosc = 1.000 MHz		
	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12
57.6	58.824	2.12	16	55.555	3.55	8	—	—	—
115.2	111.111	-3.55	8	—	—	—	—	—	—

# PIC18F2331/2431/4331/4431

## REGISTER 21-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	ACONV	ACSCH	ACMOD1	ACMOD0	GO/DONE	ADON
bit 7							bit 0

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 7-6                      **Unimplemented:** Read as '0'

bit 5                      **ACONV:** Auto-Conversion Continuous Loop or Single-Shot Mode Select bit

1 = Continuous Loop mode enabled  
 0 = Single-Shot mode enabled

bit 4                      **ACSCH:** Auto-Conversion Single or Multi-Channel Mode bit

1 = Multi-Channel mode enabled, Single Channel mode disabled  
 0 = Single Channel mode enabled, Multi-Channel mode disabled

bit 3-2                      **ACMOD<1:0>:** Auto-Conversion Mode Sequence Select bits

If ACSCH = 1:

00 = Sequential Mode 1 (SEQM1); two samples are taken in sequence:

1st sample: Group A<sup>(1)</sup>

2nd sample: Group B<sup>(1)</sup>

01 = Sequential Mode 2 (SEQM2); four samples are taken in sequence:

1st sample: Group A<sup>(1)</sup>

2nd sample: Group B<sup>(1)</sup>

3rd sample: Group C<sup>(1)</sup>

4th sample: Group D<sup>(1)</sup>

10 = Simultaneous Mode 1 (STNM1); two samples are taken simultaneously:

1st sample: Group A and Group B<sup>(1)</sup>

11 = Simultaneous Mode 2 (STNM2); two samples are taken simultaneously:

1st sample: Group A and Group B<sup>(1)</sup>

2nd sample: Group C and Group D<sup>(1)</sup>

If ACSCH = 0, Auto-Conversion Single Channel Sequence Mode Enabled:

00 = Single Channel Mode 1 (SCM1); Group A is taken and converted<sup>(1)</sup>

01 = Single Channel Mode 2 (SCM2); Group B is taken and converted<sup>(1)</sup>

10 = Single Channel Mode 3 (SCM3); Group C is taken and converted<sup>(1)</sup>

11 = Single Channel Mode 4 (SCM4); Group D is taken and converted<sup>(1)</sup>

bit 1                      **GO/DONE:** A/D Conversion Status bit

1 = A/D conversion cycle in progress. Setting this bit starts the A/D conversion cycle. If Auto-Conversion Single-Shot mode is enabled (ACONV = 0), this bit is automatically cleared by hardware when the A/D conversion (single or multi-channel depending on ACMOD settings) has completed. If Auto-Conversion Continuous Loop mode is enabled (ACONV = 1), this bit remains set after the user/trigger has set it (continuous conversions). It may be cleared manually by the user to stop the conversions.

0 = A/D conversion or multiple conversions completed/not in progress

bit 0                      **ADON:** A/D On bit

1 = A/D Converter module is enabled (after brief power-up delay, starts continuous sampling)

0 = A/D Converter module is disabled

**Note 1:** Groups A, B, C, and D refer to the ADCHS register.

# PIC18F2331/2431/4331/4431

## REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	R/W-0	U-0	R/W-0	R-0	R-0	R-0	R-0
VCFG1	VCFG0	—	FIFOEN	BFEMT	BFOVL	ADPNT1	ADPNT0
bit 7							bit 0

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

- bit 7-6      **VCFG<1:0>**: A/D VREF+ and A/D VREF- Source Selection bits  
00 = VREF+ = AVDD, VREF- = AVSS (AN2 and AN3 are analog inputs or digital I/O)  
01 = VREF+ = External VREF+, VREF- = AVSS (AN2 is an analog input or digital I/O)  
10 = VREF+ = AVDD, VREF- = External VREF- (AN3 is an analog input or digital I/O)  
11 = VREF+ = External VREF+, VREF- = External VREF-
- bit 5      **Unimplemented**: Read as '0'
- bit 4      **FIFOEN**: FIFO Buffer Enable bit  
1 = FIFO is enabled  
0 = FIFO is disabled
- bit 3      **BFEMT**: Buffer Empty bit  
1 = FIFO is empty  
0 = FIFO is not empty (at least one of four locations has unread A/D result data)
- bit 2      **BFOVFL**: Buffer Overflow bit  
1 = A/D result has overwritten a buffer location that has unread data  
0 = A/D result has not overflowed
- bit 1-0      **ADPNT<1:0>**: Buffer Read Pointer Location bits  
Designates the location to be read next.  
00 = Buffer Address 0  
01 = Buffer Address 1  
10 = Buffer Address 2  
11 = Buffer Address 3



## 21.1.3 CONVERSION SEQUENCING

The  $ACMOD<1:0>$  bits control the sequencing of the A/D conversions. When  $ACSCH = 0$ , the A/D is configured to sample and convert a single channel. The  $ACMOD$  bits select which group to perform the conversions and the  $GxSEL<1:0>$  bits select which channel in the group is to be converted. If Single-Shot mode is enabled, the A/D interrupt flag will be set after the channel is converted. If Continuous Loop mode is enabled, the A/D interrupt flag will be set according to the  $ADRS<1:0>$  bits.

When  $ACSCH = 1$ , multiple channel sequencing is enabled and two submodes can be selected. The first mode is Sequential mode with two settings. The first setting is called  $SEQM1$ , and first samples and converts the selected Group A channel, and then samples and converts the selected Group B channel. The second mode is called  $SEQM2$ , and it samples and converts a Group A channel, Group B channel, Group C channel and finally, a Group D channel.

The second multiple channel sequencing submode is Simultaneous Sampling mode. In this mode, there are also two settings. The first setting is called  $STNM1$ , and uses the two sample and hold circuits on the A/D module. The selected Group A and B channels are simultaneously sampled and then the Group A channel is converted followed by the conversion of the Group B channel. The second setting is called  $STNM2$ , and starts the same as  $STNM1$ , but follows it with a simultaneous sample of Group C and D channels. The A/D module will then convert the Group C channel followed by the Group D channel.

## 21.1.4 TRIGGERING A/D CONVERSIONS

The PIC18F2331/2431/4331/4431 devices are capable of triggering conversions from many different sources. The same method used by all other microcontrollers of setting the  $GO/DONE$  bit still works. The other trigger sources are:

- RC3/INT0 Pin
- Timer5 Overflow
- Input Capture 1 (IC1)
- CCP2 Compare Match
- Power Control PWM Rising Edge

These triggers are enabled using the  $SSRC<4:0>$  bits ( $ADCON3<4:0>$ ). Any combination of the five sources can trigger a conversion by simply setting the corresponding bit in  $ADCON3$ . When the trigger occurs, the  $GO/DONE$  bit is automatically set by the hardware and then cleared once the conversion completes.

## 21.1.5 A/D MODULE INITIALIZATION STEPS

The following steps should be followed to initialize the A/D module:

1. Configure the A/D module:
  - a) Configure the analog pins, voltage reference and digital I/O.
  - b) Select the A/D input channels.
  - c) Select the A/D Auto-Conversion mode (Single-Shot or Continuous Loop).
  - d) Select the A/D conversion clock.
  - e) Select the A/D conversion trigger.
2. Configure the A/D interrupt (if required):
  - a) Set the GIE bit.
  - b) Set the PEIE bit.
  - c) Set the ADIE bit.
  - d) Clear the ADIF bit.
  - e) Select the A/D trigger setting.
  - f) Select the A/D interrupt priority.
3. Turn on ADC:
  - a) Set the  $ADON$  bit in the  $ADCON0$  register.
  - b) Wait the required power-up setup time, about 5-10  $\mu s$ .
4. Start the sample/conversion sequence:
  - a) Sample for a minimum of 2  $TAD$  and start the conversion by setting the  $GO/DONE$  bit. The  $GO/DONE$  bit is set by the user in software or by the module if initiated by a trigger.
  - b) If  $TACQ$  is assigned a value (multiple of  $TAD$ ), then setting the  $GO/DONE$  bit starts a sample period of the  $TACQ$  value, then starts a conversion.
5. Wait for A/D conversion/conversions to complete using one of the following options:
  - a) Poll for the  $GO/DONE$  bit to be cleared if in Single-Shot mode.
  - b) Wait for the A/D Interrupt Flag ( $ADIF$ ) to be set.
  - c) Poll for the  $BFEMT$  bit to be cleared to signify that at least the first conversion has completed.
6. Read the A/D results, clear the  $ADIF$  flag, reconfigure the trigger.

# PIC18F2331/2431/4331/4431

## ADDWFC ADD W and Carry bit to f

Syntax: [ *label* ] ADDWFC f [,d [,a]]

Operands:  $0 \leq f \leq 255$

$d \in [0,1]$

$a \in [0,1]$

Operation:  $(W) + (f) + (C) \rightarrow \text{dest}$

Status Affected: N, OV, C, DC, Z

Encoding:

0010	00da	ffff	ffff
------	------	------	------

Description: Add W, the Carry flag and data memory location, 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location, 'f'. If 'a' is '0', the Access Bank will be selected. If 'a' is '1', the BSR will not be overridden.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

**Example:** ADDWFC REG, W

Before Instruction

Carry bit = 1  
REG = 0x02  
W = 0x4D

After Instruction

Carry bit = 0  
REG = 0x02  
W = 0x50

## ANDLW AND Literal with W

Syntax: [ *label* ] ANDLW k

Operands:  $0 \leq k \leq 255$

Operation:  $(W) .\text{AND}. k \rightarrow W$

Status Affected: N, Z

Encoding:

0000	1011	kkkk	kkkk
------	------	------	------

Description: The contents of W are ANDed with the 8-bit literal 'k'. The result is placed in W.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

**Example:** ANDLW 0x5F

Before Instruction

W = 0xA3

After Instruction

W = 0x03

# PIC18F2331/2431/4331/4431

## RETURN

## Return from Subroutine

Syntax: [label] RETURN [s]

Operands:  $s \in [0,1]$

Operation: (TOS) → PC;  
if  $s = 1$ :  
(WS) → W,  
(STATUS) → STATUS,  
(BSRS) → BSR,  
PCLATU, PCLATH are unchanged

Status Affected: None

Encoding: 

0000	0000	0001	001s
------	------	------	------

Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's' = 1, the contents of the shadow registers, WS, STATUS and BSRS, are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs.

Words: 1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	Process Data	POP PC from stack
No operation	No operation	No operation	No operation

Example: RETURN

After Interrupt  
PC = TOS

## RLCF

## Rotate Left f through Carry

Syntax: [label] RLCF f[,d[,a]]

Operands:  $0 \leq f \leq 255$   
 $d \in [0,1]$   
 $a \in [0,1]$


Operation: (f<n>) → dest<n + 1>,  
(f<7>) → C,  
(C) → dest<0>

Status Affected: C, N, Z

Encoding: 

0011	01da	ffff	ffff
------	------	------	------

Description: The contents of register, 'f', are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register, 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.



Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: RLCF REG, W

Before Instruction

REG = 1110 0110  
C = 0

After Instruction

REG = 1110 0110  
W = 1100 1100  
C = 1

# PIC18F2331/2431/4331/4431

**TABLE 26-20: A/D CONVERTER CHARACTERISTICS**

PIC18LF2331/2431/4331/4431 (Industrial)				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial			
PIC18F2331/2431/4331/4431 (Industrial)				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended			
Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
Device Supply							
	AVDD	Analog VDD Supply	$V_{DD} - 0.3$	—	$V_{DD} + 0.3$	V	
	AVSS	Analog VSS Supply	$V_{SS} - 0.3$	—	$V_{SS} + 0.3$	V	
	IAD	Module Current (during conversion)	— —	500 250	— —	$\mu\text{A}$ $\mu\text{A}$	$V_{DD} = 5\text{V}$ $V_{DD} = 2.5\text{V}$
	IADO	Module Current Off	—	—	1.0	$\mu\text{A}$	
AC Timing Parameters							
A10	FTHR	Throughput Rate	— —	— —	200 75	ksp/s ksp/s	$V_{DD} = 5\text{V}$ , single channel $V_{DD} < 3\text{V}$ , single channel
A11	TAD	A/D Clock Period	385 1000	— —	20,000 20,000	ns ns	$V_{DD} = 5\text{V}$ $V_{DD} = 3\text{V}$
A12	TRC	A/D Internal RC Oscillator Period	— — —	500 750 10000	1500 2250 20000	ns ns ns	PIC18F parts PIC18LF parts $AV_{DD} < 3.0\text{V}$
A13	TCNV	Conversion Time <sup>(1)</sup>	12	12	12	TAD	
A14	TACQ	Acquisition Time <sup>(2)</sup>	2 <sup>(2)</sup>	—	—	TAD	
A16	TTC	Conversion Start from External	1/4 TCY	—	—		
Reference Inputs							
A20	VREF	Reference Voltage for 10-Bit Resolution ( $V_{REF+} - V_{REF-}$ )	1.5 1.8	— —	$AV_{DD} - AV_{SS}$ $AV_{DD} - AV_{SS}$	V V	$V_{DD} \geq 3\text{V}$ $V_{DD} < 3\text{V}$
A21	VREFH	Reference Voltage High ( $AV_{DD}$ or $V_{REF+}$ )	1.5V	—	$AV_{DD}$	V	$V_{DD} \geq 3\text{V}$
A22	VREFL	Reference Voltage Low ( $AV_{SS}$ or $V_{REF-}$ )	$AV_{SS}$	—	$V_{REFH} - 1.5\text{V}$	V	
A23	IREF	Reference Current	— —	150 $\mu\text{A}$ 75 $\mu\text{A}$	— —		$V_{DD} = 5\text{V}$ $V_{DD} = 2.5\text{V}$
Analog Input Characteristics							
A26	VAIN	Input Voltage <sup>(3)</sup>	$AV_{SS} - 0.3$	—	$AV_{DD} + 0.3$	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—	—	2.5	k $\Omega$	
A31	ZCHIN	Analog Channel Input Impedance	—	—	10.0	k $\Omega$	$V_{DD} = 3.0\text{V}$
DC Performance							
A41	NR	Resolution	10 bits			—	
A42	EIL	Integral Nonlinearity	—	—	$< \pm 1$	LSb	$V_{DD} \geq 3.0\text{V}$ $V_{REFH} \geq 3.0\text{V}$
A43	EIL	Differential Nonlinearity	—	—	$< \pm 1$	LSb	$V_{DD} \geq 3.0\text{V}$ $V_{REFH} \geq 3.0\text{V}$
A45	EOFF	Offset Error	—	$\pm 0.5$	$< \pm 1.5$	LSb	$V_{DD} \geq 3.0\text{V}$ $V_{REFH} \geq 3.0\text{V}$
A46	EGA	Gain Error	—	$\pm 0.5$	$< \pm 1.5$	LSb	$V_{DD} \geq 3.0\text{V}$ $V_{REFH} \geq 3.0\text{V}$
A47	—	Monotonicity <sup>(4)</sup>	guaranteed			—	$V_{DD} \geq 3.0\text{V}$ $V_{REFH} \geq 3.0\text{V}$

**Note 1:** Conversion time does not include acquisition time. See [Section 21.0 “10-Bit High-Speed Analog-to-Digital Converter \(A/D\) Module”](#) for a full discussion of acquisition time requirements.

**2:** In Sequential modes, TACQ should be 12 TAD or greater.

**3:** For  $V_{DD} < 2.7\text{V}$  and temperature below  $0^{\circ}\text{C}$ , VAIN should be limited to range  $< V_{DD}/2$ .

**4:** The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

# PIC18F2331/2431/4331/4431

MPLINK Object Linker/MPLIB Object Librarian .....	326
MULLW .....	310
MULWF .....	310

## N

NEGF .....	311
NOP .....	311

## O

Opcode Field Descriptions .....	284
Oscillator Configuration .....	29
EC .....	29
ECIO .....	29
HS .....	29
HSPLL .....	29
Internal Oscillator Block .....	32
INTIO1 .....	29
INTIO2 .....	29
LP .....	29
RC .....	29
RCIO .....	29
XT .....	29
Oscillator Selection .....	263
Oscillator Start-up Timer (OST) .....	37, 263
Oscillator Switching .....	34
Oscillator Transitions .....	37
Oscillator, Timer1 .....	131

## P

P (Stop) Bit .....	206
Packaging Information .....	363
Details .....	365
Marking .....	363
PIE Registers .....	105
Pin Diagrams .....	4
Pin Functions .....	
MCLR/VPP .....	16
MCLR/VPP/RE3 .....	19
OSC1/CLKI/RA7 .....	16, 19
OSC2/CLKO/RA6 .....	16, 19
RA0/AN0 .....	16, 20
RA1/AN1 .....	16, 20
RA2/AN2/VREF-/CAP1/INDX .....	16, 20
RA3/AN3/VREF+/CAP2/QEA .....	16, 20
RA4/AN4/CAP3/QEB .....	16, 20
RA5/AN5/LVDIN .....	20
RB0/PWM0 .....	17, 21
RB1/PWM1 .....	17, 21
RB2/PWM2 .....	17, 21
RB3/PWM3 .....	17, 21
RB4/KBI0/PWM5 .....	17
RB4/KBI0/PWM5 .....	21
RB5/KBI1/PWM4/PGM .....	17, 21
RB6/KBI2/PGC .....	17, 21
RB7/KBI3/PGD .....	17, 21
RC0/T1OSO/T1CKI .....	18, 22
RC1/T1OSI/CCP2/FLTA .....	18, 22
RC2/CCP1 .....	18
RC2/CCP1/FLTB .....	22
RC3/T0CKI/T5CKI/INT0 .....	18, 22
RC4/INT1/SDI/SDA .....	18, 22
RC5/INT2/SCK/SCL .....	18, 22
RC6/TX/CK/SS .....	18, 22
RC7/RX/DT/SDO .....	18, 22
RD0/T0CKI/T5CKI .....	23
RD1/SDO .....	23

RD2/SDI/SDA .....	23
RD3/SCK/SCL .....	23
RD4/FLTA .....	23
RD5/PWM4 .....	23
RD6/PWM6 .....	23
RD7/PWM7 .....	23
RE0/AN6 .....	24
RE1/AN7 .....	24
RE2/AN8 .....	24
VDD .....	18, 24
VSS .....	24, 18
Pinout I/O Descriptions .....	
PIC18F2331/2431 .....	16
PIC18F4331/4431 .....	19
PIR Registers .....	102
PLL .....	
HSPLL Mode .....	30
Multiplier .....	30
POP .....	312
POR. See Power-on Reset.	
PORTA .....	
Associated Registers .....	115
LATA Register .....	113
PORTA Register .....	113
TRISA Register .....	113
PORTB .....	
Associated Registers .....	118
LATB Register .....	116
PORTB Register .....	116
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) .....	116
TRISB Register .....	116
PORTC .....	
Associated Registers .....	121
LATC Register .....	119
PORTC Register .....	119
TRISC Register .....	119
PORTD .....	
Associated Registers .....	123
LATD Register .....	122
PORTD Register .....	122
TRISD Register .....	122
PORTE .....	
Associated Registers .....	125
LATE Register .....	124
PORTE Register .....	124
TRISE Register .....	124
Postscaler, WDT .....	
Assignment (PSA Bit) .....	129
Rate Select (T0PS2:T0PS0 Bits) .....	129
Power-Managed Modes .....	39
Clock Sources .....	39
Clock Transitions and Status Indicators .....	40
Entering .....	39
Exiting Idle and Sleep Modes .....	45
By Interrupt .....	45
By Reset .....	45
By WDT Time-out .....	45
Without an Oscillator Start-up Delay .....	46
Idle Modes .....	43
PRI_IDLE .....	44
RC_IDLE .....	45
SEC_IDLE .....	44
Multiple Sleep Commands .....	40