



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number of I/O	36
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f4431-i-p

#### 4.3 Sleep Mode

The power-managed Sleep mode in the PIC18F2331/2431/4331/4431 devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 4-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source, selected by the SCS<1:0> bits, becomes ready (see Figure 4-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor is enabled (see Section 23.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

#### 4.4 Idle Modes


The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.

If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS<1:0> bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TcsD (Parameter 38, Table 26-8) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC\_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC\_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or Sleep mode, a WDT timeout will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.



PLL Clock Output

CPU Clock
Peripheral Clock
Program Counter

Wake Event OSTS bit Set

Note 1: Tost = 1024 Tosc; TPLL = 2 ms (approx). These intervals are not shown to scale.

#### 6.0 MEMORY ORGANIZATION


There are three memory types in enhanced MCU devices. These memory types are:

- Program Memory
- · Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate buses, enabling concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 8.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 7.0 "Data EEPROM Memory"**.

FIGURE 6-1: PROGRAM MEMORY MAP
AND STACK FOR
PIC18F2331/4331



#### 6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter that can address a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).


The PIC18F2331/4331 devices each have 8 Kbytes of Flash memory and can store up to 4,096 single-word instructions.

The PIC18F2431/4431 devices each have 16 Kbytes of Flash memory and can store up to 8,192 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 000000h and the interrupt vector addresses are at 000008h and 000018h.

The program memory maps for PIC18F2331/4331 and PIC18F2431/4431 devices are shown in Figure 6-1 and Figure 6-2, respectively.

FIGURE 6-2: PROGRAM MEMORY MAP
AND STACK FOR
PIC18F2431/4431



#### **EXAMPLE 8-3: WRITING TO FLASH PROGRAM MEMORY**

```
MOVLW D'64'
                                          ; number of bytes in erase block
          MOVWF COUNTER
          MOVLW BUFFER_ADDR_HIGH
                                          ; point to buffer
          MOVWF
                 FSR0H
          MOVLW
                 BUFFER_ADDR_LOW
          MOVWF
                 FSR0L
          MOVLW CODE_ADDR_UPPER
                                         ; Load TBLPTR with the base
          MOVWF TBLPTRU
                                          ; address of the memory block
          MOVLW CODE_ADDR_HIGH
          MOVWF TBLPTRH
          MOVLW CODE_ADDR_LOW
                                         ; 6 LSB = 0
          MOVWF TBLPTRL
READ BLOCK
          TBLRD*+
                                          ; read into TABLAT, and inc
          MOVF
                TABLAT,W
                                          ; get data
          MOVWF POSTINCO
                                          ; store data and increment FSR0
          DECFSZ COUNTER
                                          ; done?
          BRA
                 READ_BLOCK
                                          ; repeat
MODIFY_WORD
          MOVLW DATA_ADDR_HIGH
                                         ; point to buffer
          MOVWF FSR0H
          MOVLW DATA_ADDR_LOW
          MOVWF
                 FSR0L
                                          ; update buffer word and increment FSR0
          MOVLW
                 NEW_DATA_LOW
          MOVWF
                 POSTINC0
          MOVLW NEW_DATA_HIGH
                                         ; update buffer word
          MOVWF INDFO
ERASE_BLOCK
          MOVLW CODE_ADDR_UPPER
                                          ; load TBLPTR with the base
          MOVWF TBLPTRU
                                          ; address of the memory block
          MOVLW CODE_ADDR_HIGH
          MOVWF
                 TBLPTRH
                                         ; 6 LSB = 0
          MOVLW
                 CODE_ADDR_LOW
          MOVWF TBLPTRL
          BCF
                 EECON1, CFGS
                                         ; point to PROG/EEPROM memory
                 EECON1, EEPGD
                                         ; point to Flash program memory
          BSF
                 EECON1, WREN
                                         ; enable write to memory
                 EECON1, FREE ; enable Row Erase operation
                                    ; disable interrupts
          BCF INTCON, GIE
          MOVLW 55h
                                         ; Required sequence
                                          ; write 55h
          MOVWF
                 EECON2
          MOVLW
                 0AAh
          MOVWF
                 EECON2
                                          ; write OAAh
          BSF
                 EECON1, WR
                                          ; start erase (CPU stall)
          MOP
          BSF
                 INTCON, GIE
                                          ; re-enable interrupts
WRITE_BUFFER_BACK
          MOVLW 8
                                          ; number of write buffer groups of 8 bytes
          MOVWF COUNTER_HI
          MOVLW BUFFER_ADDR_HIGH
                                          ; point to buffer
          MOVWF
                 FSR0H
                 BUFFER_ADDR_LOW
          MOVLW
          MOVWF
                 FSR0L
PROGRAM_LOOP
          MOVLW 8
                                          ; number of bytes in holding register
          MOVWF COUNTER
WRITE_WORD_TO_HREGS
          MOVF POSTINCO, F
                                          ; get low byte of buffer data and increment FSRO
          MOVWF TABLAT
                                          ; present data to table latch
          TBLWT+*
                                          ; short write
                                          ; to internal TBLWT holding register, increment
                                          ; TBLPTR
          DECFSZ COUNTER
                                          ; loop until buffers are full
                 WRITE_WORD_TO_HREGS
```

#### REGISTER 10-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	U-0	R/W-0
OSCFIF	_	_	EEIF	_	LVDIF	_	CCP2IF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 OSCFIF: Oscillator Fail Interrupt Flag bit

1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)

0 = Device clock operating

bit 6-5 **Unimplemented:** Read as '0'

bit 4 **EEIF:** EEPROM or Flash Write Operation Interrupt Flag bit

1 = The write operation is complete (must be cleared in software)0 = The write operation is not complete or has not been started

bit 3 Unimplemented: Read as '0'

bit 2 LVDIF: Low-Voltage Detect Interrupt Flag bit

1 = The supply voltage has fallen below the specified LVD voltage (must be cleared in software)

0 = The supply voltage is greater than the specified LVD voltage

bit 1 **Unimplemented:** Read as '0'

bit 0 CCP2IF: CCP2 Interrupt Flag bit

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:


1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Not used in this mode.

NOTES:




Note 1: The module design allows a quadrature frequency of up to FQEI = FCY/16.

TGD = 3 TCY


**QEB** Input

#### FIGURE 17-10: QEI MODULE RESET TIMING ON PERIOD MATCH



- Note 1: The POSCNT register is shown in QEI x4 Update mode (POSCNT increments on every rising and every falling edge of QEA and QEB input signals). Asynchronous external QEA and QEB inputs are synchronized to the TcY clock by the input sampling FF in the noise filter (see Figure 17-14).
  - 2: When POSCNT = MAXCNT, POSCNT is reset to '0' on the next QEA rising edge. POSCNT is set to MAXCNT when POSCNT = 0 (when decrementing), which occurs on the next QEA falling edge.
  - 3: IC2QEIF is generated on the Q4 rising edge.
  - 4: Position counter is loaded with '0' (which is a rollover event in this case) on POSCNT = MAXCNT.
  - 5: Position counter is loaded with MAXCNT value (1527h) on underflow.
  - 6: IC2QEIF must be cleared in software.

NOTES:



#### REGISTER 19-2: SSPCON: SYNCHRONOUS SERIAL PORT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV <sup>(1)</sup>	SSPEN <sup>(2)</sup>	CKP	SSPM3 <sup>(3)</sup>	SSPM2 <sup>(3)</sup>	SSPM1 <sup>(3)</sup>	SSPM0 <sup>(3)</sup>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 WCOL: Write Collision Detect bit

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision
- bit 6 SSPOV: Receive Overflow Indicator bit<sup>(1)</sup>

#### In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
- 0 = No overflow

#### In I<sup>2</sup>C™ mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode. SSPOV must be cleared in software in either mode.
- 0 = No overflow
- bit 5 SSPEN: Synchronous Serial Port Enable bit (2)

#### In SPI mode:

- 1 = Enables serial port and configures SCK, SDO and SDI as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

#### In I<sup>2</sup>C mode:

- 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In both modes, when enabled, these pins must be properly configured as input or output.

bit 4 **CKP**: Clock Polarity Select bit

#### In SPI mode:


- 1 = Idle state for clock is a high level
- 0 = Idle state for clock is a low level

#### In I<sup>2</sup>C mode:

SCK release control.

- 1 = Enables clock
- 0 = Holds clock low (clock stretch). (Used to ensure data setup time.)
- **Note 1:** In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
  - 2: When enabled, these pins must be properly configured as inputs or outputs.
  - 3: Bit combinations not specifically listed here are either reserved or implemented in I<sup>2</sup>C™ mode only.

FIGURE 19-1: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear bit SSPEN, reinitialize the SSPCON register and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- Serial Data Out (SDO) RC7/RX/DT/SDO or RD1/SDO
- SDI must have TRISC<4> or TRISD<2> set
- SDO must have TRISC<7> or TRISD<1> cleared
- SCK (Master mode) must have TRISC<5> or TRISD<3> cleared
- SCK (Slave mode) must have TRISC<5> or TRISD<3> set
- SS must have TRISA<6> set
  - Note 1: When the SPI is in Slave mode, with the SS pin control enabled, (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to
    - 2: If the SPI is used in Slave mode with CKE = 1, then the SS pin control must be enabled.
    - 3: When the SPI is in Slave mode with \$\overline{SS}\$ pin control enabled (SSPCON<3:0> = 0100), the state of the \$\overline{SS}\$ pin can affect the state read back from the TRISC<6> bit. The peripheral OE signal from the SSP module into PORTC controls the state that is read back from the TRISC<6> bit (see Section 11.3 "PORTC, TRISC and LATC Registers" for information on PORTC). If Read-Modify-Write instructions, such as BSF, are performed on the TRISC register while the \$\overline{SS}\$ pin is high, this will cause the TRISC<6> bit to be set, thus disabling the SDO output.

#### 20.2.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 20-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Detect must receive a byte with the value of 55h (ASCII "U", which is also the LIN/J2602 bus Sync character) in order to calculate the proper bit rate. The measurement takes over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin, or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG registers. Once the 5th edge is seen (should correspond to the Stop bit), the ABDEN bit is automatically cleared.

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. The BRG clock can be configured by the BRG16 and BRGH bits. The BRG16 bit must be set to use both SPBRG and SPBRGH as a 16-bit counter.

This allows the user to verify that no carry occurred for 8bit modes by checking for 00h in the SPBRGH register. Refer to Table 20-4 for counter clock rates to the BRG.


While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character (see Section 20.3.4 "Auto-Wake-up on Sync Break Character").
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.
  - **3:** To maximize baud rate range, setting the BRG16 bit is recommended if the auto-baud feature is used.


TABLE 20-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/256
1	0	Fosc/128
1	1	Fosc/32







#### FIGURE 20-2: EUSART TRANSMIT BLOCK DIAGRAM



#### FIGURE 20-3: ASYNCHRONOUS TRANSMISSION



#### FIGURE 20-4: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



#### 22.0 LOW-VOLTAGE DETECT (LVD)

PIC18F2331/2431/4331/4431 devices have a Low-Voltage Detect module (LVD), a programmable circuit that enables the user to specify a device voltage trip point. If the device experiences an excursion below the trip point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The Low-Voltage Detect Control register (Register 22-1) completely controls the operation of the LVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the LVD module is shown in Figure 22-1.

The module is enabled by setting the LVDEN bit, but the circuitry requires some time to stabilize each time that it is enabled. The IRVST bit is a read-only bit used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and the IRVST bit is set. The module monitors for drops in VDD below a predetermined set point.

#### REGISTER 22-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
_	_	IRVST	LVDEN	LVDL3 <sup>(1)</sup>	LVDL2 <sup>(1)</sup>	LVDL1 <sup>(1)</sup>	LVDL0 <sup>(1)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low-Voltage Detect logic will generate the interrupt flag at the specified voltage range
- 0 = Indicates that the Low-Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled

bit 4 LVDEN: Low-Voltage Detect Power Enable bit

1 = Enables LVD, powers up LVD circuit0 = Disables LVD, powers down LVD circuit

LVDL<3:0>: Low-Voltage Detection Limit bits(1)

1111 = External analog input is used (input comes from the LVDIN pin)

1110 = Maximum setting

•

bit 3-0

\_

0010 = Minimum setting

0001 = Reserved

0000 = Reserved

Note 1: LVDL<3:0> bit modes, which result in a trip point below the valid operating voltage of the device, are not tested.

NOTES:

POP	Pop Top of Return Stack		
Syntax:	[ label ] POP		
Operands:	None		
Operation:	$(TOS) \rightarrow bit bucket$		
Status Affected:	None		

Encoding:

Description:

The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack.

This instruction is provided to enable the user to properly manage the return

stack to incorporate a software stack.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	POP TOS	No
	operation	value	operation

Example: POP GOTO NEW

Before Instruction

TOS = 0x0031A2Stack (1 level down) = 0x014332

After Instruction

TOS = 0x014332PC = NEW

Push Top of Return Stack	PUSH	Push Top of Return	Stack

Syntax: [ label ] PUSH
Operands: None

Operation:  $(PC + 2) \rightarrow TOS$ 

Status Affected: None

Encoding: 0000 0000 0000 0101

Description: The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows to implement a software stack by modifying TOS, and then push it onto the return stack.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	PUSH	No	No
	PC + 2 onto	operation	operation
	return stack		

Example: PUSH

Before Instruction

TOS = 0x00345APC = 0x000124

After Instruction

PC = 0x000126 TOS = 0x000126 Stack (1 level down) = 0x00345A

RRNCF	Rotate Right f (No Carry)					
Syntax:	[ label ] F	RRNCF	f [,d [,a]]			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	5				
Operation:	(f <n>) → dest<n 1="" –="">, (f&lt;0&gt;) → dest&lt;7&gt;</n></n>					
Status Affected:	N, Z					
Encoding:	0100	00da	ffff	ffff		
Description:	The contents of register, 'f', are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register, 'f', If 'a' is '1'.					

one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register, 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.



Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example 1: RRNCF REG, 1, 0

Before Instruction

REG = 1101 0111

After Instruction

REG = 1110 1011

Example 2: RRNCF REG, W

Before Instruction

W = ?

REG = 1101 0111

After Instruction

W = 1110 1011 REG = 1101 0111

SET	F	Set f					
Synta	ax:	[ label ] SETF f [,a]					
Oper	Operands: $0 \le f \le 255$ $a \in [0,1]$						
Oper	ration:	$FFh \to f$	$FFh \rightarrow f$				
Statu	s Affected:	None					
Enco	oding:	0110	100a	ffff	ffff		
Description:		The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value.					
Words:		1					
Cycles:		1					
Q C	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proce		Write		
		register 'f'	Data	a req	gister 'f'		

Example: SETF REG

Before Instruction

REG = 0x5A

After Instruction

REG = 0xFF

# 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2331/2431/4331/4431 (Industrial, Extended) PIC18LF2331/2431/4331/4431 (Industrial) (Continued)

PIC18LF2331/2431/4331/4431 (Industrial)  PIC18F2331/2431/4331/4431 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial					
			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
Param No.	Device Tvn			Max Units Conditions			ions	
	Supply Current (IDD)(2,3)							
	PIC18LF2X31/4X31	4.7	8	μА	-40°C			
		5.0	8	μА	+25°C	V <sub>DD</sub> = 2.0V		
		5.8	11	μА	+85°C			
	PIC18LF2X31/4X31	7.0	11	μА	-40°C			
		7.8	11	μΑ	+25°C	VDD = 3.0V	Fosc = 31 KHz	
		8.7	15	μΑ	+85°C		( <b>RC_IDLE</b> mode, Internal oscillator source)	
	All devices	12	16	μΑ	-40°C		,	
		14	16	μΑ	+25°C	V <sub>DD</sub> = 5.0V		
		14	22	μΑ	+85°C	VDD = 3.0V		
		200	850	μΑ	+125°C			
	PIC18LF2X31/4X31	75	150	μΑ	-40°C		Fosc = 1 MHz ( <b>RC_IDLE</b> mode, Internal oscillator source)	
		85	150	μΑ	+25°C	VDD = 2.0V		
		95	150	μΑ	+85°C			
	PIC18LF2X31/4X31	110	180	μΑ	-40°C			
		125	180	μΑ	+25°C	V <sub>DD</sub> = 3.0V		
		135	180	μΑ	+85°C			
	All devices	180	300	μΑ	-40°C			
		195	300	μΑ	+25°C	V <sub>DD</sub> = 5.0V		
		200	300	μА	+85°C			
		300	750	μА	+125°C			
	PIC18LF2X31/4X31	175	275	μА	-40°C			
		185	275	μА	+25°C	VDD = 2.0V		
		195	275	μΑ	+85°C			
	PIC18LF2X31/4X31	265	375	μΑ	-40°C		Fosc = 4 MHz	
		280	375	μА	+25°C	VDD = 3.0V	( <b>RC_IDLE</b> mode,	
		300	375	μΑ	+85°C		Internal oscillator source)	
	All devices	475	800	μΑ	-40°C			
		500	800	μΑ	+25°C	V <sub>DD</sub> = 5.0V		
		505 0.7	800	μΑ	+85°C			
			1.6	mA	+125°C			

**Legend:** Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

- 3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

# 26.3 DC Characteristics: PIC18F2331/2431/4331/4431 (Industrial, Extended) PIC18LF2331/2431/4331/4431 (Industrial) (Continued)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended				
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
	Vol	Output Low Voltage				
D080		I/O Ports	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D083		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	_	0.6	٧	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
	Vон	Output High Voltage <sup>(3)</sup>				
D090		I/O Ports	VDD - 0.7	_	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D092		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	VDD - 0.7	_	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C
		Capacitive Loading Specs on Output Pins				
D100	Cosc2	OSC2 Pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Cio	All I/O Pins and OSC2 (in RC mode)	_	50	pF	To meet the AC Timing Specifications
D102	Св	SCL, SDA	_	400	pF	I <sup>2</sup> C™ Specification

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC<sup>®</sup> device be driven with an external clock while in RC mode.

<sup>2:</sup> The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

<sup>3:</sup> Negative current is defined as current sourced by the pin.

#### **INDEX**

Α		
A/D	239	
Acquisition Requirements	249	
Associated Registers		
Calculating the Minimum Required		
Acquisition Time	250	
Configuring	247	
Configuring Analog Port Pins	252	
Conversions	253	
Converter Characteristics	361	
Operation in Power-Managed Modes	252	
Result Buffer	249	
Selecting and Configuring Automatic		
Acquisition Time	251	
Selecting the Conversion Clock		
Special Event Trigger (CCP)	147	
Voltage References		
Absolute Maximum Ratings		
AC (Timing) Characteristics	344	
Load Conditions for Device		
Timing Specifications		
Parameter Symbology		
Temperature and Voltage Specifications		
Timing Conditions		
ACK Pulse21	*	
ADDLW		
ADDWF		
Applies to Digital Convertor, See A/D	290	
Analog-to-Digital Converter. See A/D.	000	
ANDLWANDWF		
	291	BN.
Application Notes AN578 (Use of the SSP Module in the		BN
I <sup>2</sup> C Multi-Master Environment)	205	BNI
Assembler	200	BN
MPASM Assembler	326	BN
Auto-Wake-up on Sync Break Character		ВО
	= 0 .	BO'
В		BRA
BC	291	Bro
BCF	292	BSI
BF Bit	206	BTF
Block Diagrams		BTF
A/D	246	BTO
Analog Input Model	250	BZ.
Capture Mode Operation		С
Center Connected Load	194	CC
Compare Mode Operation	147	
Dead-Time Control Unit for One		CAI
PWM Output Pair	191	CAI
EUSART Receive	229	Cap
EUSART Transmit		
External Clock Input, EC		
External Components for Timer1 LP Oscillator	133	
External Power-on Reset Circuit		
(Slow VDD Power-up)		
Fail-Safe Clock Monitor		Cap
Generic I/O Port		Cap
Input Capture for IC1		
Input Capture for IC2 and IC3		
Interrupt Logic		
Low-Voltage Detect with External Input		
Motion Feedback Module	152	

On-Chip Reset Circuit	
PIC18F2331/2431	. 14
PIC18F4331/4431	
PLL	
Power Control PWM Module	174
PWM (Standard)	149
PWM I/O Pin	
	190
PWM Module, One Output Pair,	
Complementary Mode	175
PWM Module, One Output Pair,	
Independent Mode	175
PWM Time Base	
QEI	161
RC Oscillator	31
RCIO Oscillator	
Reads from Flash Program Memory	
Recommended Minimum Connections	. 25
SSP (I <sup>2</sup> C Mode)	212
SSP (SPI Mode)	
System Clock	
Table Read Operation	. 85
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode	128
Timer0 in 8-Bit Mode	128
Timer1	
Timer1 (16-Bit Read/Write Mode)	
,	
Timer2	
Timer5	140
Velocity Measurement	
Watchdog Timer	
N	292
NC	293
NN	
NOV	
NZ	294
OR. See Brown-out Reset.	
OV	207
RA	
rown-out Reset (BOR)49,	263
SF	295
TFSC	
TFSS	
TG	297
Z	298
<u> </u>	200
Compilers	
MPLAB C18	326
ALL	
apture (CCP Module)	146
Associated Registers	148
CCP Pin Configuration	
CCPR1H:CCPR1L Registers	
Prescaler	146
Software Interrupt	146
Timer1 Mode Selection	
apture/Compare/PWM (CCP)	145
Capture Mode. See Capture.	
CCP1	145
CCPR1H Register	
S .	
CCPR1L Register	145

MULWF 310 RDS/CKSCL 23 NULWF 311 RDS/FWMA 23 NEGF 311 RDF/FWM5 23 NOP 311 RDS/FWM6 23 RDS/FWM6 24 REJAND 24 REJAND 24 REJAND 24 REJAND 24 REJAND 32 RDS/FWM6 24 REJAND 32 REJAND 32 REJAND 32 REJAND 32 REJAND 33 RDS/FWM6 23 REJAND 33 REJAND 33 REJAND 33 REJAND 33 REJAND 34 RE	MPLINK Object Linker/MPLIB Object Librar	ian 326	RD2/SDI/SDA	23
NOP   310   RDAFTTA   22   RDSPPWM4   23   RDSPPWM4   23   RDSPPWM6   23   RDSPPWM6   23   RDSPPWM6   23   RDSPPWM6   23   RDSPPWM6   23   RDSPPWM7   24   RDSPPM7   24   RDSPPM7   24   RDSPPM7   24   RDSPPM7   24   RDSPPM7   24   RDSPPM7   25   RDSPPM7   25   RDSPPM7   26   RDSPPM7			RD3/SCK/SCL	23
NEGF	MULWF	310		
NEGF			RD5/PWM4	23
NEGF. 311 RD/PWM7 23 NOP 311 REJANS 24 REJAN7 24 REJANS 24 VDO 118.24 REJANS 24 REJANS	N			
NOP         311         REDIANS         24           O         REIANT         24           Opcode Field Descriptions         284         VDD         18, 24           Oscillator Configuration         29         VSS         24, 18           EC.         29         PICON         29         PICON         24, 18           ECIO         29         PICON         20         PICON	NEGF	311		
Opcode Field Descriptions				
December   Page   Pag				
Opcode Field Descriptions         284         VDD.         18, 24         18         18         24         18	0			
Oscillator Configuration         29         VSS         24 18           ECIO         29         Pinout I/O Descriptions         16           HSS         29         PIC18F2331/42431         16           HSPLL         29         PIC18F2331/42431         16           NTIO1         29         PIC18F2331/42431         10           Introl         29         PIC18F2331/42431         10           INTIO1         29         HSPLL Mode         30           INTIO2         29         Multiplier         30           RCC         29         Multiplier         30           RCC         29         ASCIO.         29           XT         29         ASCIO.         29           XT         29         ASCIO.         29           XT         29         ASCIOLATE NEGISTER         312           Socillator Selection         263         PORTA         ASSCIBLATE NEGISTER         113           Oscillator Timer1         313         ASCILLARIA NEGISTER         113           PC         PORTA         ASSCIBLATE RESISTER         113           Associated Register         116         PORTE           Asteria         ASSCIBLATE REGISTER<	Opcode Field Descriptions	284		
EC. 29 ECIO. 29 ECIO. 29 HS. 29 HSPLL 29 HSPLL 29 Internal Oscillator Block 32 INTIO1 29 INTIO2 20 INTIO2 20 INTIO2 20 INTIO2 29 INTIO2 20 INTIO2				,
ECIC    29	=			24, 10
H.S.			•	16
HSPLL				
Internal Oscillator Block   32		······		
INTIO1				102
NITIO2				
LP. RC. 29 RCIO. 29 RCIIdator Selection (26) Oscillator Start-up Timer (OST) (37, 263 and 24 Register (113 ASSOciated Registers (113 Portion of 113 ASSOciated Register (114 Portion of 114				
RC			·	
RCIO XT 29				312
XT			POR. See Power-on Reset.	
Oscillator Selection         263         LATA Register         113           Oscillator Start-up Timer (OST)         37, 263         PORTA Register         113           Oscillator Switching         34         PORTA Register         113           Oscillator Transitions         37         PORTB           Oscillator, Timer 1         131         Associated Registers         118           P         LATB Register         116           PORTD         PORTB Register         116           Port B Register         116         PORTD         Rassociated Registers         121           Lat C Register         119         PORTD         Associated Registers         121           Lat C Register         119         PORTC Register         119           MCLR/NPP.         16         PORTD Register         122           RAJOSAIVALE/REFICAL PUNDA         16, 20         RASIANAIVAREFICAPZIOEA         16, 20         RASIA				
Oscillator Start-up Timer (OST)         37, 263         PORTA Register         113           Oscillator Switching         34         TRISA Register         113           Oscillator Transitions         37         PORTB           Oscillator, Timer1         131         Associated Registers         118           PC         LATE Register         116           PC(Stop) Bit.         206         RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)         116           Pockaging Information         363         PORTD         TRISB Register         116           Pockaging Information         363         PORTB Register         116           Pockaging Information         363         Associated Register         12           PIE Register         116         PORTC         116           MCLRVPP         16         PORTC Register         119           MCLRVPPRES         19         Associated Registers         122           RAJANANO         16, 20         PORTB Register         122			Associated Registers	115
Oscillator Switching         34         TRISA Register         113           Oscillator, Timer1         131         Associated Registers         118           Portion         131         Associated Registers         118           Portion         136         Associated Registers         116           Portion         136         PORTB Register         116           Portion         136         PORTB Register         116           Marking         363         TRISB Register         116           Pin Diagrams         105         LATC Register         119           Pin Functions         4         PORTD         Associated Registers         121           MCLR/VPP/RE3         16         PORTD         Associated Register         119           OSC1/CLK/IRA7         16, 19         PORTD Register         119           OSC2/CLKO/RA6         16, 19         PORTD Register         122           RAJ/ANJA/MARYEF-/CAPI/INDX         16, 20         RASOCIATED Register         122           RAJANA/SIA/VEFF-/CAPI/INDX         16, 20         PORTE         Associated Registers         125           RAJANA/SIA/VEF-/CAPI/INDX         16, 20         PORTE         Associated Register         122 <t< td=""><td></td><td></td><td>LATA Register</td><td> 113</td></t<>			LATA Register	113
Oscillator, Timer1         .37         PORTB           P         Associated Registers         .18           P (Stop) Bit.         206         PORTB Register         .116           P (Stop) Bit.         206         PORTB Register         .116           Details.         363         TRISR Park Interrupt—richange Flag (RBIF Bit).         .116           Details.         365         PORTC           Marking.         363         TRISB Register         .116           PIE Registers         105         LATC Register         .116           PID Iagrams         4         PORTC Register         .119           MCLR/VPP.         16         MCLR/VPP.         .16         MCLR/VPP.         .16           MCLR/VPP.         .16         MCLR/VPP.         .16         .19         Associated Registers         .12         .19           OSC2/CLKO/RA6         16, 19         Associated Register         .12         <			PORTA Register	113
Oscillator, Timer1         131         Associated Registers         118           P         LATB Register         116           P (Stop) Bit.         206         RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)         116           Packaging Information         363         RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)         116           Details         365         RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)         116           Marking         363         Associated Registers         121           Pin Diagrams         4         PORTC         PORTC           MCLR/PPRB3         19         Associated Registers         121           MCLR/PPRB3         19         Associated Registers         121           OSC2/CLKO/RA6         16, 19         PORTD         PORTD           GA2/AND(NEF-/CAPTI/INDX         16, 20         TRISD Register         122           RA3/AN3/NEF+/CAPZ/QEA         16, 20         PORTD         PORTD           RA3/AN3/NEF+/CAPZ/QEA         16, 20         Associated Registers         122           RA3/AN3/NEF+/CAPZ/QEA         16, 20         Associated Register         122           RA3/AN3/NEF+/CAPZ/QEA         16, 20         PORTE         Associated Register         122           RB3/PWM0	Oscillator Switching	34	TRISA Register	113
P	Oscillator Transitions	37	PORTB	
P	Oscillator, Timer1	131	Associated Registers	118
P (Stop) Bit	В		· · · · · · · · · · · · · · · · · · ·	
Stop) Bit.	Ρ			
Packaging Information   363   Details   365   PORTC	P (Stop) Bit	206		
Details	Packaging Information	363		
Marking         363         Associated Registers         121           PIE Registers         105         LATC Register         119           Pin Diagrams         4         PORTC Register         119           Pin Functions         TRISC Register         119           MCLR/VPP         16         PORTD           MCLR/VPP/RE3         19         Associated Registers         123           OSC1/CLKI/RA7         16, 19         LATD Register         122           OSC2/CLKO/RA6         16, 19         LATD Register         122           RAJ/AN1         16, 20         TRISD Register         122           RA1/AN1         16, 20         PORTE         Associated Registers         122           RA3/ANJ/VREF-/CAP1/INDX         16, 20         TRISD Register         122           RA3/ANJ/VREF-/CAP2/QEA         16, 20         LATE Register         124           RAJANA/VREF-/CAP2/QEA         16, 20         LATE Register         125           RASI/ANS/LVDIN         20         TRISE Register         124           RBJ/PWM1         17, 21         RESIGNER         124           RBJ/PWM1         17, 21         RSSIGNER         129           RBJ/KBIO/PWM5         17	Details	365	· · · · · · · · · · · · · · · · · · ·	
PIE Registers	Marking	363		121
Pin Diagrams	<u> </u>			
Pin Functions	•			
MCLR/VPP/RE3	<u> </u>			
MCLR/VPP/RE3.         19         Associated Registers         123           OSC1/CLKI/RA7         16, 19         LATD Register         122           OSC2/CLKO/RA6         16, 19         PORTD Register         122           RAD/AN0         16, 20         TRISD Register         122           RA1/AN1         16, 20         TRISD Register         122           RA2/AN2/VREF-/CAP1/INDX.         16, 20         Associated Registers         125           RA3/AN3/VREF+/CAP2/QEA         16, 20         LATE Register         124           RA5/ANS/LVDIN         20         LATE Register         124           RB0/PWM0         17, 21         PORTE Register         124           RB1/PWM1         17, 21         Postscaler, WDT         17           RB2/PWM2         17, 21         Rate Select (T0PS2:T0PS0 Bits)         129           RB3/PWM3         17, 21         Rate Select (T0PS2:T0PS0 Bits)         129           RB5/KB1/PWM4/PGM         17, 21         Entering         39           RB6/KB1/PWM4/PGM         17, 21         Exiting Idle and Sleep Modes         40           RB7/KB13/PGD         17, 21         Exiting Idle and Sleep Modes         45           RC0/T10SO/T1CKI         18, 22         By NDT Time-out<		16		119
OSC1/CLKI/RA7         16, 19         LATD Register         122           OSC2/CLKO/RA6         16, 19         PORTD Register         122           RA0/AN0         16, 20         TRISD Register         122           RA1/AN1         16, 20         TRISD Register         122           RA2/AN2/VREF-/CAP1/INDX         16, 20         Associated Registers         125           RA3/AN3/VREF+/CAP2/QEA         16, 20         LATE Register         124           RA4/AN4/CAP3/QEB         16, 20         LATE Register         124           RB0/PWM0         17, 21         TRISE Register         124           RB0/PWM0         17, 21         Postscaler, WDT         Assignment (PSA Bit)         129           RB3/PWM3         17, 21         Rate Select (ToPS2:T0PS0 Bits)         129           RB4/KBIO/PWM5         17         Clock Sources         39           RB4/KBIO/PWM5         17, 21         Entering         39           RB6/KBI2/PGC         17, 21         Entering         39           RB6/KBI3/PGD         17, 21         Exting Idle and Sleep Modes         45           RC0/T1OSO/T1CKI         18, 22         By Reset         45           RC2/CCP1/FLTB         18         Without an Oscillator Start-u				400
OSC2/CLKO/RA6 16, 19 PORTD Register 122 RA0/AN0 16, 20 TRISD Register 122 RA1/AN1 16, 20 TRISD Register 122 RA1/AN1 16, 20 TRISD Register 122 RA2/AN2//REF-/CAP1/INDX 16, 20 Associated Registers 124 RA4/AN4/CAP3/QEB 16, 20 LATE Register 124 RA5/AN5/LVDIN 20 TRISE Register 124 RB0/PWM0 17, 21 RB1/PWM1 17, 21 RB1/PWM1 17, 21 RB2/PWM2 17, 21 RB3/PWM3 17, 21 RB4/KBIO/PWM5 17, 21 RB4/KBIO/PWM5 21 Clock Sources 39 RB4/KBIO/PWM5 21 Clock Sources 39 RB4/KBIO/PWM5 21 Clock Sources 39 RB6/KBI2/PGC 17, 21 Entering 39 RB6/KBI2/PGC 17, 21 Entering 39 RB6/KBI2/PGC 17, 21 Exiting Idle and Sleep Modes 45 RC1/T1OSI/CCP2/FLTA 18, 22 By Reset 45 RC2/CCP1 18 Without an Oscillator Start-up Delay 46 RC2/CCP1/FLTB 22 RC3/TOCK//T5CK//INTO 18, 22 PRI_IDLE 44 RC4/INT1/SDI/SDA 18, 22 RC5/INT2/SCK/SCL 18, 22 RC6/TX/CK/SS 18, 22 RC0/TOSK//T5CK/				
RA0/AN0		·		
RA1/AN1		·	•	
RA2/AN2/VREF-/CAP1/INDX       16, 20       Associated Registers       125         RA3/AN3/VREF+/CAP2/QEA       16, 20       LATE Register       124         RA4/AN4/CAP3/QEB       16, 20       PORTE Register       124         RA5/AN5/LVDIN       20       TRISE Register       124         RB0/PWM0       17, 21       Postscaler, WDT         RB1/PWM1       17, 21       Assignment (PSA Bit)       129         RB2/PWM2       17, 21       Rase Select (T0PS2:T0PS0 Bits)       129         RB3/PWM3       17, 21       Power-Managed Modes       39         RB4/KBIO/PWM5       17       Clock Sources       39         RB5/KBI1/PWM4/PGM       17, 21       Entering       39         RB6/KBI2/PGC       17, 21       Entering       39         RB6/KBI2/PGC       17, 21       Exiting Idle and Sleep Modes       45         RB7/KBI3/PGD       17, 21       By Interrupt       45         RC0/T10SO/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By Reset       45         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INTO       18, 22       PRI_IDLE       44         RC6/T		,	•	122
RA3/AN3/VREF+/CAP2/QEA. 16, 20 RA4/AN4/CAP3/QEB 16, 20 RA5/AN5/LVDIN 20 RB1/PWM0 17, 21 RB1/PWM1 17, 21 RB2/PWM2 17, 21 RB3/PWM3 17, 21 RB4/KBI0/PWM5 17, 21 RB5/KB11/PWM4/PGM 17, 21 RB5/KB11/PWM4/PGM 17, 21 RB7/KB13/PGD 17, 21 RC0/T1OSO/T1CKI 18, 22 RC3/T0CKI/T5CKI/NT0 18, 22 RC5/INT2/SCK/SCL 18, 22 RC6/T/X/CK/SS 18, 22 RD0/T0CKI/T5CKI 18, 22 RD0/T0CKI/T5CKI 18, 22 RC6/T/X/CK/SS 18, 22 RD0/T0CKI/T5CKI 23				
RA4/AN4/CAP3/QEB			Associated Registers	125
RA5/AN5/LVDIN			LATE Register	124
RB0/PWM0			PORTE Register	124
RB1/PWM1			TRISE Register	124
RB2/PWM2       17, 21       Rate Select (T0PS2:T0PS0 Bits)       129         RB3/PWM3       17, 21       Power-Managed Modes       39         RB4/KBIO/PWM5       17       Clock Sources       39         RB5/KBI1/PWM4/PGM       17, 21       Entering       39         RB6/KBI2/PGC       17, 21       Exiting Idle and Sleep Modes       45         RB7/KBI3/PGD       17, 21       By Interrupt       45         RC0/T10S0/CT1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SC       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40		,	Postscaler, WDT	
RB2/PWM2       17, 21       Rate Select (T0PS2:T0PS0 Bits)       129         RB3/PWM3       17, 21       Power-Managed Modes       39         RB4/KBIO/PWM5       17       Clock Sources       39         RB5/KBI1/PWM4/PGM       17, 21       Clock Transitions and Status Indicators       40         RB5/KBI2/PGC       17, 21       Entering       39         RB6/KBI2/PGD       17, 21       Exiting Idle and Sleep Modes       45         RC0/T10SO/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       SEC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40		•		129
RB3/PWM3       17, 21       Power-Managed Modes       39         RB4/KBIO/PWM5       21       Clock Sources       39         RB5/KBI1/PWM4/PGM       17, 21       Entering       39         RB6/KBI2/PGC       17, 21       Exiting Idle and Sleep Modes       45         RB7/KBI3/PGD       17, 21       By Interrupt       45         RC0/T10S0/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       RC_IDLE       45         RC6/TX/CK/SS       18, 22       RC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40		,		
RB4/KBIO/PWM5       17       Clock Sources       39         RB4/KBI0/PWM5       21       Clock Transitions and Status Indicators       40         RB5/KBI1/PWM4/PGM       17, 21       Entering       39         RB6/KBI2/PGC       17, 21       Exiting Idle and Sleep Modes       45         RB7/KBI3/PGD       17, 21       By Interrupt       45         RC0/T10SO/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INTO       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       RC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40	RB3/PWM3	17, 21	,	
RB4/KBI0/PWM5       21       Clock Transitions and Status Indicators       40         RB5/KBI1/PWM4/PGM       17, 21       Entering       39         RB6/KBI2/PGC       17, 21       Exiting Idle and Sleep Modes       45         RB7/KBI3/PGD       17, 21       By Interrupt       45         RC0/T10SO/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INTO       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       SEC_IDLE       44         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SCKI       23       23	RB4/KBIO/PWM5	17		
RB5/KB11/PWM4/PGM       17, 21       Entering       39         RB6/KB12/PGC       17, 21       Exiting Idle and Sleep Modes       45         RB7/KB13/PGD       17, 21       By Interrupt       45         RC0/T10SO/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INTO       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       SEC_IDLE       44         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SCKI       23       23       Multiple Sleep Commands       40	RB4/KBI0/PWM5	21		
RB6/KBI2/PGC       17, 21       Exiting Idle and Sleep Modes       45         RB7/KBI3/PGD       17, 21       By Interrupt       45         RC0/T10SO/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       RC_IDLE       45         RC6/TX/CK/SS       18, 22       SEC_IDLE       44         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SCKI       23       40	RB5/KBI1/PWM4/PGM	17, 21		
RB7/KBI3/PGD       17, 21       By Interrupt       45         RC0/T10SO/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40		· ·	——————————————————————————————————————	
RC0/T10SO/T1CKI       18, 22       By Reset       45         RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40		·		
RC1/T10SI/CCP2/FLTA       18, 22       By WDT Time-out       45         RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RD0/T0CKI/T5CKI       23		,		
RC2/CCP1       18       Without an Oscillator Start-up Delay       46         RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40				
RC2/CCP1/FLTB       22       Idle Modes       43         RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RD0/T0CKI/T5CKI       23		-,		
RC3/T0CKI/T5CKI/INT0       18, 22       PRI_IDLE       44         RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RD0/T0CKI/T5CKI       23				
RC4/INT1/SDI/SDA       18, 22       RC_IDLE       45         RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RD0/T0CKI/T5CKI       23				
RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RD0/T0CKI/T5CKI       23		· ·	<b>—</b>	
RC5/INT2/SCK/SCL       18, 22       SEC_IDLE       44         RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22       Multiple Sleep Commands       40         RD0/T0CKI/T5CKI       23		·		
RC6/TX/CK/SS       18, 22       Multiple Sleep Commands       40         RC7/RX/DT/SDO       18, 22         RD0/T0CKI/T5CKI       23				
RC7/RX/DT/SDO				
		,	• •	
		23		