

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number of I/O	36
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4331t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Nome	Pi	n Num	ber	Pin	Buffer	Description
	PDIP	TQFP	QFN	Туре	Туре	Description
						PORTD is a bidirectional I/O port.
RD0/T0CKI/T5CKI	19	38	38			
RD0				I/O	ST	Digital I/O.
TOCKI				I	ST	Timer0 external clock input.
T5CKI				1	ST	Timer5 input clock.
RD1/SDO	20	39	39			
RD1				I/O	ST	Digital I/O.
SDO ⁽¹⁾				0	—	SPI data out.
RD2/SDI/SDA	21	40	40			
RD2				I/O	ST	Digital I/O.
SDI ⁽¹⁾				I	ST	SPI data in.
SDA ⁽¹⁾				I/O	ST	I ² C™ data I/O.
RD3/SCK/SCL	22	41	41			
RD3				I/O	ST	Digital I/O.
SCK ⁽¹⁾				I/O	ST	Synchronous serial clock input/output for SPI mode.
SCL ⁽¹⁾				I/O	ST	Synchronous serial clock input/output for I ² C mode.
RD4/FLTA	27	2	2			
RD4				I/O	ST	Digital I/O.
FLTA ⁽²⁾				I.	ST	Fault interrupt input pin.
RD5/PWM4	28	3	3			
RD5				I/O	ST	Digital I/O.
PWM4 ⁽³⁾				0	TTL	PWM Output 4.
RD6/PWM6	29	4	4			
RD6				I/O	ST	Digital I/O.
PWM6				0	TTL	PWM Output 6.
RD7/PWM7	30	5	5			
RD7				I/O	ST	Digital I/O.
PWM7				0	TTL	PWM Output 7.
Legend: TTL = TTL	compa	tible inp	but			CMOS = CMOS compatible input or output

	DIC19EA221/AA21 DINOUT I/O DESCRIPTIONS /		
IADLE I-J.	FIG 10F4331/4431 FINOUT I/O DESCRIFTIONS (CONTINUED)	1

0

ST = Schmitt Trigger input with CMOS levels = Output

= Input L Ρ = Power

Note 1: RC3 is the alternate pin for T0CKI/T5CKI; RC4 is the alternate pin for SDI/SDA; RC5 is the alternate pin for SCK/SCL; RC7 is the alternate pin for SDO.

2: RD4 is the alternate pin for FLTA.

3: RD5 is the alternate pin for PWM4.

3.6 Internal Oscillator Block

The PIC18F2331/2431/4331/4431 devices include an internal oscillator block, which generates two different clock signals; either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the system clock. It also drives a postscaler, which can provide a range of clock frequencies from 125 kHz to 4 MHz. The INTOSC output is enabled when a system clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC), which provides a 31 kHz output. The INTRC oscillator is enabled by selecting the internal oscillator block as the system clock source, or when any of the following are enabled:

- Power-up Timer
- Fail-Safe Clock Monitor
- · Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 23.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 3-2).

3.6.1 INTIO MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

3.6.2 INTRC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz. This changes the frequency of the INTRC source from its nominal 31.25 kHz. Peripherals and features that depend on the INTRC source will be affected by this shift in frequency.

3.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory, but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 3-1). Each increment may adjust the FRC frequency by varying amounts and may not be monotonic. The next closest frequency may be multiple steps apart.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

3.6.4 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. This frequency, however, may drift as the VDD or temperature changes, which can affect the controller operation in a variety of ways.

The INTOSC frequency can be adjusted by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make an adjustment, in which direction it should be made, and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 3.6.4.1 "Compensating with the EUSART", Section 3.6.4.2 "Compensating with the Timers" and Section 3.6.4.3 "Compensating with the CCP Module in Capture Mode", but other techniques may be used.

6.6 STATUS Register

The STATUS register, shown in Register 6-2, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register. For other instructions not affecting any Status bits, see Table 24-2.

Note: The C and DC bits operate as a Borrow and Digit Borrow bit respectively, in subtraction.

REGISTER 6-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	Ν	OV	Z	DC ⁽¹⁾	C ⁽²⁾
bit 7							bit 0
-							
Legend:							
R = Reada	ible bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7-5	Unimplemen	ted: Read as 'o)'				
Dit 4	This bit is use (ALU MSB = 1	ed for signed ari	ithmetic (2's co	omplement). It i	ndicates wheth	ner the result wa	as negative
	1 = Result wa 0 = Result wa	is negative is positive					
bit 3	OV: Overflow	bit					
	This bit is use which causes 1 = Overflow	ed for signed ari the sign bit (bit occurred for sig	ithmetic (2's co t 7) to change gned arithmetic	omplement). It i state. c (in this arithme	ndicates an ov etic operation)	erflow of the 7-	bit magnitude
bit 2	Z : Zero bit						
	1 = The result 0 = The result	t of an arithmet t of an arithmet	ic or logic ope ic or logic ope	ration is zero ration is not zer	0		
bit 1	DC: Digit Car	ry/Borrow bit ⁽¹⁾					
	For ADDWF ,	ADDLW, SUBL	w and SUBWF i	instructions:			
	1 = A carry-out	ut from the 4th I	low-order bit o	f the result occu	urred		
hit 0	0 = NO carry/Borry	$\frac{1}{2}$ bit(2)		or the result			
DILU	For ADDWF ,	ADDLW, SUBL	w and SUBWF i	nstructions:			
	1 = A carry-ou	ut from the Mos	t Significant b	it of the result o	ccurred		
	0 = No carry-0	out from the Mo	ost Significant	bit of the result	occurred		
Note 1:	For Borrow, the po operand. For rotat	blarity is reverse te (RRF , RLF)	ed. A subtractions, th	on is executed b is bit is loaded v	by adding the 2 with either bit 4	's complement of or bit 3 of the s	of the second ource register.
2:	For Borrow, the person second operand. of the source regi	olarity is revers For rotate (RRF ster.	ed. A subtract , RLF) instru	ion is executed ctions, this bit is	by adding the loaded with e	2's complemer ither the high o	nt of the r low-order bit

8.5 Writing to Flash Program Memory

The programming block size is 4 words or 8 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 8 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the table write operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the modification does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 64 holding registers before executing a write operation.





10.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from a powermanaged mode. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 10-13: RCON: RESET CONTROL REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	_	RI	TO	D PD POR		BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	1 = Enable priority levels on interrupts
	0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
bit 6-5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 5-1.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 5-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 5-1.
bit 1	POR: Power-on Reset Status bit
	For details of bit operation, see Register 5-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 5-1.

17.0 MOTION FEEDBACK MODULE

The Motion Feedback Module (MFM) is a special purpose peripheral designed for motion feedback applications. Together with the Power Control PWM (PCPWM) module (see **Section 18.0 "Power Control PWM Module**"), it provides a variety of control solutions for a wide range of electric motors.

The module actually consists of two hardware submodules:

- Input Capture (IC)
- Quadrature Encoder Interface (QEI)

Together with Timer5 (see **Section 15.0 "Timer5 Module"**), these modules provide a number of options for motion and control applications. Many of the features for the IC and QEI submodules are fully programmable, creating a flexible peripheral structure that can accommodate a wide range of in-system uses. An overview of the available features is presented in Table 17-1. A simplified block diagram of the entire Motion Feedback Module is shown in Figure 17-1.

Note: Because the same input pins are common to the IC and QEI submodules, only one of these two submodules may be used at any given time. If both modules are on, the QEI submodule will take precedence.

Submodule	Mode(s)	Features	Timer	Function
IC (3x)	 Synchronous Input Capture 	 Flexible Input Capture modes Available Prescaler Selectable Time Base Reset Special Event Trigger for ADC Sampling/Conversion or Optional TMR5 Reset Feature (CAP1 only) Wake-up from Sleep function Selectable Interrupt Frequency Optional Noise Filter 	TMR5	 3x Input Capture (edge capture, pulse width, period measurement, capture on change) Special Event Triggers the A/D Conversion on the CAP1 Input
QEI	QEI	 Detect Position Detect Direction of Rotation Large Bandwidth (Fcy/16) Optional Noise Filter 	16-Bit Position Counter	Position MeasurementDirection of Rotation Status
	Velocity Measurement	 2x and 4x Update modes Velocity Event Postscaler Counter Overflow Flag for Low Rotation Speed Utilizes Input Capture 1 Logic (IC1) High and Low Velocity Support 	TMR5	 Precise Velocity Measurement Direction of Rotation Status

TABLE 17-1: SUMMARY OF MOTION FEEDBACK MODULE FEATURES

When in Counter mode, the counter must be configured as the synchronous counter only (T5SYNC = 0). When configured in Asynchronous mode, the IC module will not work properly.

- Note 1: Input capture prescalers are reset (cleared) when the input capture module is disabled (CAPxM = 0000).
 - 2: When the Input Capture mode is changed, without first disabling the module and entering the new Input Capture mode, a false interrupt (or Special Event Trigger on IC1) may be generated. The user should either: (1) disable the input capture before entering another mode, or (2) disable IC interrupts to avoid false interrupts during IC mode changes.
 - 3: During IC mode changes, the prescaler count will not be cleared, therefore, the first capture in the new IC mode may be from the non-zero prescaler.

EDGE CAPTURE MODE TIMING

17.1.1 EDGE CAPTURE MODE

In this mode, the value of the time base is captured either on every rising edge, every falling edge, every 4th rising edge, or every 16th rising edge. The edge present on the input capture pin (CAP1, CAP2 or CAP3) is sampled by the synchronizing latch. The signal is used to load the Input Capture Buffer (ICxBUF register) on the following Q1 clock (see Figure 17-4). Consequently, Timer5 is either reset to '0' (Q1 immediately following the capture event) or left free running, depending on the setting of the Capture Reset Enable bit, CAPxREN, in the CAPxCON register.

Note: On the first capture edge following the setting of the Input Capture mode (i.e., MOVWF CAP1CON), Timer5 contents are always captured into the corresponding Input Capture Buffer (i.e., CAPxBUF). Timer5 can optionally be reset; however, this is dependent on the setting of the Capture Reset Enable bit, CAPxREN (see Figure 17-4).

080		aselailes VVVV	cejezicejcejcej VVVVV	celaslador VVVV	oziosiosiosiosiosio AAAAAAAA	klaricejaeja VVVVV	nda tasta Niji Mini	ipdedezies MMM	ofsolission NNNN
TARES ⁽¹⁾	X	()		0015	0000 X 0003	() ()	X 0000	((((()))))))))))))))))))))))))))))	↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
CAP1 Pin ⁽²⁾					٦	; ; ; ; ;	ξ ξ		v v v v v v v v v v v v v v v v v v v
CAP1EUP ⁽³⁾					QENE	; ; ; ;			8002
MRS Reset ⁽⁴⁾			•••••••••••			: 1 :		: 	Note S
Instruction MOV Execution	KF CAPLCON)	<			RCF	CAPICON .	CAPIRE)X	
Note 1: TMBS is	i a synchron	ous time b	ase incut to t	he input o	aplure; prescaler	= 1:1. 8 in:	rements	on the Q1	rising edge.
2: 101 is ((CAP19	sonfigured i⊧ ÆM ≈ 1 \ env	n Edge Ca Eno noise i	pture mode. Star	(∰A}P13A<	3:¢> ≈ ()(10) «4	th the Sm	e bass (reset upon	edge capb.

3: TMRS value is latched by CAP1BUF on Toy. In the event that a write to TMRS coincides with an input capture event, the write will always take precedence. All input Capture Buffers, CAP1EUF, CAP2EUF and CAP3BUF, are updated with the incremented value of the time case on the next YOV clock edge when the capture event takes place (see Note 4 when Reset occurs).

At TMRS Reset is normally an asynchronous Reset signal to TMR5. When used with the input cepture, it is active immediately after the time base value is captured.

5: TMR5 Reset pulse is disabled by clearing the CAP1REN bit (e.g., BOF CAP1CON, CAP1REM).

FIGURE 17-4:

17.1.5 ENTERING INPUT CAPTURE MODE AND CAPTURE TIMING

The following is a summary of functional operation upon entering any of the Input Capture modes:

- After the module is configured for one of the Capture modes by setting the Capture Mode Select bits (CAPxM<3:0>), the first detected edge captures the Timer5 value and stores it in the CAPxBUF register. The timer is then reset (depending on the setting of CAPxREN bit) and starts to increment according to its settings (see Figure 17-4, Figure 17-5 and Figure 17-6).
- 2. On all edges, the capture logic performs the following:
 - a) Input Capture mode is decoded and the active edge is identified.
 - b) The CAPxREN bit is checked to determine whether Timer5 is reset or not.
 - c) On every active edge, the Timer5 value is recorded in the Input Capture Buffer (CAPxBUF).
 - Reset Timer5 after capturing the value of the timer when the CAPxREN bit is enabled. Timer5 is reset on every active capture edge in this case.
 - e) On all continuing capture edge events, repeat steps (a) through (d) until the operational mode is terminated, either by user firmware, POR or BOR.
 - f) The timer value is not affected when switching into and out of various Input Capture modes.

17.1.6 TIMER5 RESET

Every input capture trigger can optionally reset (TMR5). The Capture Reset Enable bit, CAPxREN, gates the automatic Reset of the time base of the capture event with this enable Reset signal. All capture events reset the selected timer when CAPxREN is set. Resets are disabled when CAPxREN is cleared (see Figure 17-4, Figure 17-5 and Figure 17-6).

Note:	The	CAPxREN	bit	has	no	effect	in
	Pulse	e-Width Mea	sure	ment	mod	e.	

17.1.7 IC INTERRUPTS

There are four operating modes for which the IC module can generate an interrupt and set one of the Interrupt Capture Flag bits (IC1IF, IC2QEIF or IC3DRIF). The interrupt flag that is set depends on the channel in which the event occurs. The modes are:

- Edge Capture (CAPxM<3:0> = 0001, 0010, 0011 or 0100)
- Period Measurement Event (CAPxM<3:0> = 0101)
- Pulse-Width Measurement Event (CAPxM<3:0> = 0110 or 0111)
- State Change Event (CAPxM<3:0> = 1000)

Note: The Special Event Trigger is generated only in the Special Event Trigger mode on the CAP1 input (CAP1M<3:0> = 1110 and 1111). IC1IF interrupt is not set in this mode.

The timing of interrupt and Special Event Trigger events is shown in Figure 17-7. Any active edge is detected on the rising edge of Q2 and propagated on the rising edge of Q4 rising edge. If an active edge happens to occur any later than this (on the falling edge of Q2, for example), then it will be recognized on the next Q2 rising edge.

FIGURE 17-7: CAPx INTERRUPTS AND IC1 SPECIAL EVENT TRIGGER

17.2.1 QEI CONFIGURATION

The QEI module shares its input pins with the Input Capture (IC) module. The inputs are mutually exclusive; only the IC module or the QEI module (but not both) can be enabled at one time. Also, because the IC and QEI are multiplexed to the same input pins, the programmable noise filters can be dedicated to one module only. The operation of the QEI is controlled by the QEICON Configuration register (see Register 17-2).

Note: In the event that both QEI and IC are enabled, QEI will take precedence and IC will remain disabled.

REGISTER 17-2: QEICON: QUADRATURE ENCODER INTERFACE CONTROL REGISTER

R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
VELM	QERR ⁽¹⁾	UP/DOWN	QEIM2 ^(2,3)	QEIM1 ^(2,3)	QEIM0 ^(2,3)	PDEC1	PDEC0
bit 7	·	•					bit 0
Legend:							
R = Read	able bit	W = Writable I	pit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 7	VELM: Veloci 1 = Velocity r 0 = Velocity r	ity Mode bit node disabled node enabled					
bit 6	QERR: QEI E 1 = Position 0 = No overfl	Error bit ⁽¹⁾ counter overflov low or underflow	v or underflow ⁽	4)			
bit 5	UP/DOWN: D 1 = Forward 0 = Reverse	Direction of Rota	tion Status bit				
bit 4-2	QEIM<2:0>: 0 111 = Unuse 110 = QEI er 101 = QEI er 100 = Unuse 010 = QEI er 001 = QEI er 000 = QEI of	QEI Mode bits ⁽² ad nabled in 4x Upo nabled in 4x Upo nabled in 2x Upo nabled in 2x Upo ff	,3) late mode; pos date mode; INI late mode; pos date mode; INI	ition counter is r DX resets the p ition counter is r DX resets the p	reset on period osition counter reset on period osition counter	match (POSCN	IT = MAXCNT) IT = MAXCNT)
bit 1-0	PDEC<1:0>: 11 = 1:64 10 = 1:16 01 = 1:4 00 = 1:1	Velocity Pulse F	Reduction Ratio	o bits			
Note 1: 2: 3.	QEI must be en QEI mode selec are both enable	abled and in Inc at must be cleare d, QEI will take	lex mode. ed (= 000) to e precedence. ng modes rem	nable CAP1, C	AP2 or CAP3 i	nputs. If QEI ar	d IC modules

- CAP2BUFH, CAP2BUFL, CAP3BUFH and CAP3BUFL, as the VELRH, VELRL, POSCNTH, POSCNTL, MAXCNTH and MAXCNTL registers (respectively) for the QEI.
- 4: The QERR bit must be cleared in software.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	54
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	57
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	57
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	57
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	56
TXREG	EUSART Tra	ansmit Regist	er						56
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	56
BAUDCON	_	RCIDL	_	SCKP	BRG16		WUE	ABDEN	56
SPBRGH	EUSART Baud Rate Generator Register High Byte							56	
SPBRG	EUSART Ba	ud Rate Gen	erator Reg	ister Low	Byte				56

TABLE 20-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for asynchronous transmission.

The A/D channels are grouped into four sets of 2 or 3 channels. For the PIC18F2331/2431 devices, AN0 and AN4 are in Group A, AN1 is in Group B, AN2 is in Group C and AN3 is in Group D. For the PIC18F4331/ 4431 devices, AN0, AN4 and AN8 are in Group A, AN1 and AN5 are in Group B, AN2 and AN6 are in Group C and AN3 and AN7 are in Group D. The selected channel in each group is selected by configuring the A/D Channel Select Register, ADCHS.

The analog voltage reference is software selectable to either the device's positive and negative analog supply voltage (AVDD and AVSS), or the voltage level on the RA3/AN3/VREF+/CAP2/QEA and RA2/AN2/VREF-/ CAP1/INDX, or some combination of supply and external sources. Register ADCON1 controls the voltage reference settings. The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D Converter can individually be configured as an analog input or digital I/O using the ANSEL0 and ANSEL1 registers. The ADRESH and ADRESL registers contain the value in the result buffer pointed to by ADPNT<1:0> (ADCON1<1:0>). The result buffer is a 4-deep circular buffer that has a Buffer Empty status bit, BFEMT (ADCON1<3>), and a Buffer Overflow status bit, BFOVFL (ADCON1<2>).

FIGURE 21-1: A/D BLOCK DIAGRAM

CPF	SGT	Compar	Compare f with W, Skip if f > W							
Synta	ax:	[label] ([label] CPFSGT f[,a]							
Opera	ands:	0 ≤ f ≤ 25 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]							
Opera	ation:	(f) – (W), skip if (f) ≯ (unsigned	(f) – (W), skip if (f) > (W) (unsigned comparison)							
Statu	s Affected:	None	None							
Enco	ding:	0110	010a	ffff	ffff					
Desc Word Cycle	ription: s: s:	Compares the contents of data memory location, 'f', to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two- cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value. 1 1(2)								
		Note: 3	Note: 3 cycles if skip and followed by a 2-word instruction							
QC	vcle Activity:	~	,							
	Q1	Q2	Q3		Q4					
	Decode	Read	Proce	SS	No					
16 - 14		register 'f'	Data	a op	peration					
IT SKI	IP: Q1	Q2	Q3	6	Q4					
]	No	No	No		No					
	operation	operation	operat	ion op	peration					
lf ski	ip and followed	d by 2-word i	instruction	:						
r	Q1	Q2	Q3	i 	Q4					
	No	No	No	ion	No					
·	No	No	Operat		No					
	operation	operation	operat	ion or	peration					
Example:		HERE NGREATE GREATER	HERE CPFSGT RE NGREATER : GREATER :							
I	Before Instruc	tion								
PC		= A	ddress (HERE)						
	W After Instructio	= ? on								
If REG PC If REG		> V = A ≤ V	W; Address (GREATER) W;							
PC		= A	= Address (NGREATER)							

CPFSLT		Compare f with W, Skip if f < W						
Syntax:		[label] CPFSLT f[,a]						
Operands:		$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$						
Operation:		(f) – (W), skip if (f) < (W) (unsigned comparison)						
Status Affected	:	None						
Encoding:		0110	000a	fff	f ffff			
Description:	Compares location, 'f', performing If the conte contents of instruction executed in two-cycle in Access Ban the BSR wit	the conte an unsign ints of 'f' a W, then t is discard istead, m instruction ink will be Il not be c	nts of ontents ned su are les the fei led an aking . If 'a' select	data memory s of W by ubtraction. as than the tched d a NOP is this a is '0', the ed. If 'a' is '1', dden.				
Words:		1						
Cycles:		1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
Q Cycle Activi	ty:							
Q1	r	Q2	Q3		Q4			
Decode	e	Read	Proce	ss	No			
lf skin [.]		register i	Dala	I I	operation			
Q1		Q2	Q3		Q4			
No		No	No		No			
operatio	n	operation	operation		operation			
If skip and folle	owed	by 2-word in	struction:		.			
Q1		Q2	Q3		Q4			
operatio	n	operation	operati	on	operation			
No		No	No		No			
operatio	n	operation	operati	on	operation			
Example:		HERE CPFSLT REG NLESS :						
Before Ins PC W	tructio	on = Ac = ?	idress (I	HERE)				
After Instr If RE PC If RE PC	uction G G	< W = Ac ≥ W = Ac	; Idress (1 ; Idress (1	less) Nless	3)			

TBL	RD	Table Read								
Synta	ax:	[label]	TBLRD (*; *+; *-;	+*)					
Oper	ands:	None								
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT, (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR, (Prog Mem (TBLPTR)) \rightarrow TABLAT								
Statu	s Affected:	None								
Enco	oding:	0000	0000	000	0	10nn nn = 0 * =1 *+ =2 *- =3 +*				
Desc	ription:	This instruct of Program m Pointer (TE The TBLPT each byte i has a 2-Mt TBLPTR[TBLPTR[TBLPTR[TBLPTR[• no chang • post-incr • post-dec • pre-incre	ction is us Memory emory, a BLPTR) is FR (a 21-I n the prog oyte addre 0] = 0: Le Pr 0] = 1: Mi Pr 0 instruction as follow ge rement crement ement	ed to rea (P.M.). ⁻ pointer o used. bit pointo gram me east Sign ogram M ost Signi ogram M on can m /s:	ad th To a calle mor e. ifica ficar ficar nodif	ne contents ddress the dd Table oints to y. TBLPTR nt Byte of ory Word nt Byte of ory Word ty the value				
Word	ls:	1								
Cycle	es:	2								
QC	ycle Activity	:								
	Q1	Q2		Q3		Q4				
	Decode	No operatio	n ope	No eration	c	No peration				

TBLRD Table Read (cont'd)

Example 1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT			=	0x55
TBLPTR			=	0x00A356
MEMORY(0x00A356	5)	=	0x34
After Instruction				
TABLAT			=	0x34
TBLPTR			=	0x00A357
Example 2:	TBLRD	+*	;	
Before Instruction	on			
TABLAT			=	0xAA
TBLPTR			=	0x01A357
MEMORY(0x01A357	7)	=	0x12
MEMORY(0x01A358	3)	=	0x34
After Instruction				
TABLAT			=	0x34
TBLPTR			=	0x01A358

No operation (Read Program Memory)

No

operation

No

operation

No operation (Write TABLAT)

26.2 DC Characteristics: Power-Down and Supply Current PIC18F2331/2431/4331/4431 (Industrial, Extended) PIC18LF2331/2431/4331/4431 (Industrial) (Continued)

PIC18LF2331/2431/4331/4431 (Industrial)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F2: (Indus	Standa Operati	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param No.	Device	Тур	Max	Units		Conditi	ons				
	Supply Current (IDD) ^(2,3)										
	PIC18LF2X31/4X31	150	250	μA	-40°C						
		150	250	μA	+25°C	VDD = 2.0V					
		160	250	μA	+85°C						
	PIC18LF2X31/4X31	340	350	μA	-40°C						
		300	350	μA	+25°C	VDD = 3.0V	Fosc = 1 MHz				
		280	350	μA	+85°C		(PRI_RON, EC oscillator)				
	All devices	0.72	1.0	mA	-40°C		20 000				
		0.63	1.0	mA	+25°C						
		0.57	1.0	mA	+85°C	VDD - 5.0V					
		0.9	2.1	mA	+125°C						
	PIC18LF2X31/4X31	440	600	μA	-40°C						
		450	600	μA	+25°C	VDD = 2.0V					
		460	600	μA	+85°C						
	PIC18LF2X31/4X31	0.80	1.0	mA	-40°C						
		0.78	1.0	mA	+25°C	VDD = 3.0V					
		0.77	1.0	mA	+85°C		EC oscillator)				
	All devices	1.6	2.0	mA	-40°C		,				
		1.5	2.0	mA	+25°C	$V_{DD} = 5.0V$					
		1.5	2.0	mA	+85°C	VDD = 3.0V					
		2.0	4.2	mA	+125°C						
	All devices	10	28	mA	+125°C	VDD = 5.0V	Fosc = 25 MHz (PRI_RUN , EC oscillator)				
	All devices	9.5	12	mA	-40°C						
		9.7	12	mA	+25°C	VDD = 4.2V	_				
		9.9	12	mA	+85°C]	Fosc = 40 MHz				
	All devices	11.9	15	mA	-40°C		(FRI_KUN, FC oscillator)				
		12.1	15	mA	+25°C	VDD = 5.0V					
		12.3	15	mA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

26.2 DC Characteristics: Power-Down and Supply Current PIC18F2331/2431/4331/4431 (Industrial, Extended) PIC18LF2331/2431/4331/4431 (Industrial) (Continued)

PIC18LF2331/2431/4331/4431 (Industrial)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F2: (Indus		Standa Operati	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Device	Тур	Max	x Units Conditions					
	Supply Current (IDD) ^(2,3)								
	PIC18LF2X31/4X31	35	50	μA	-40°C				
		35	50	μA	+25°C	VDD = 2.0V			
		35	60	μA	+85°C				
	PIC18LF2X31/4X31	55	80	μA	-40°C				
		50	80	μA	+25°C	VDD = 3.0V	FOSC = 1 MHz		
		60	100	μA	+85°C		EC oscillator)		
	All devices	105	150	μA	-40°C		,		
		110	150	μA	+25°C	Vpp = 5.0V			
		115	150	μA	+85°C	100 0.01			
		300	400	μA	+125°C				
	PIC18LF2X31/4X31	135	180	μA	-40°C				
		140	180	μA	+25°C	VDD = 2.0V			
		140	180	μA	+85°C				
	PIC18LF2X31/4X31	215	280	μA	-40°C	_			
		225	280	μA	+25°C	VDD = 3.0V	(PRI IDLE mode		
		230	280	μA	+85°C		EC oscillator)		
	All devices	410	525	μA	-40°C	_			
		420	525	μA	+25°C	VDD = 5.0V			
		430	525	μA	+85°C				
		1.2	1.7	mA	+125°C				
	All devices	18	22	mA	+125°C	VDD = 5.0V	Fosc = 25 MHz (PRI_IDLE mode, EC oscillator)		
	All devices	3.2	4.1	mA	-40°C				
		3.2	4.1	mA	+25°C	VDD = 4.2 V			
		3.3	4.1	mA	+85°C		Fosc = 40 MHz		
	All devices	4.0	5.1	mA	-40°C		EC oscillator)		
		4.1	5.1	mA	+25°C	VDD = 5.0V	,		
		4.1	5.1	mA	+85°C]			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

4: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

FIGURE 26-10: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)

TABLE 26-10: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	с	haracterist	ic	Min	Мах	Units	Conditions
50	TccL	CCPx Input Low	No prescal	er	0.5 Tcy + 20		ns	
		Time	With	PIC18FXX31	10	-	ns	
			prescaler	PIC18LFXX31	20	_	ns	
51	ТссН	CCPx Input High	No prescal	er	0.5 Tcy + 20		ns	
		Time	With	PIC18FXX31	10	_	ns	
			prescaler	PIC18LFXX31	20	_	ns	
52	TccP	CCPx Input Perio	od		<u>3 Tcy + 40</u> N	—	ns	N = prescale value (1, 4 or 16)
53	53 TccR CCPx Output Fal		l Time	PIC18FXX31	—	25	ns	
				PIC18LFXX31	—	45	ns	
54	54 TccF CCPx Output Fall Time		l Time	PIC18FXX31	—	25	ns	
				PIC18LFXX31		45	ns	

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

RECOMMENDED LAND PATTERN

	MILLIM	ETERS		
Dimension	MIN	NOM	MAX	
Contact Pitch		0.80 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>x /xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC18LF4431-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.
Device	PIC18F2331/2431/4331/4431 ⁽¹⁾ , PIC18F2331/2431/4331/4431T ^(1,2) ; VDD range 4.2V to 5.5V PIC18LF2331/2431/4331/4431 ⁽¹⁾ , PIC18LF2331/2431/4331/44310T ^(1,2) ; VDD range 2.0V to 5.5V	 b) PIC18LF2331-I/SO = Industrial temp., SOIC package, Extended VDD limits. c) PIC18F4331-I/P = Industrial temp., PDIP package, normal VDD limits.
Temperature Range	$I = -40^{\circ}C \text{ to } +85^{\circ}C \text{ (Industrial)}$ E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended)}	Note 1: F = Standard Voltage Range LF = Wide Voltage Range
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN	2: T = in Tape and Reel – SOIC and TQFP Packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	