

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number of I/O	36
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 × 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf4431-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Pin Diagrams (Continued)**



## **Table of Contents**

20       Guidelines for Getting Started with PIC18F Microcontrollers.         30       Oscillator Configurations         40       Power-Managed Modes         50       Reset         60       Memory Organization         70       Data EEPROM Memory         80       Flash Program Memory         90       8 x 8 Hardware Multiplier.         100       Interrupts.         110       I/O Ports         120       Timert Module         130       Timert Module         140       Timerz Module         150       Timerf Module         161       Capture/Compare/PWM (CCP) Modules         170       Motion Feedback Module         180       Power Control PWM Module         190       Synchronous Serial Port (SSP) Module         201       Enhanced Universal Synchronous Receiver Transmitter (EUSART)         210       Instruction Set Lynch         211       U-Bit High-Speed Analog-to-Digital Converter (A/D) Module         222       Low-Voltage Detect (LVD)         233       Special Features of the CPU         240       Instruction Set Summary         250       Development Support.         260       Electrical Characteristics	1.0	Device Overview	
4.0       Power-Managed Modes         50       Reset         60       Memory Organization         7.0       Data EEPROM Memory         80       Flash Program Memory         90       8 x 8 Hardware Multiplier         100       Interrupts         110       I/O Ports         120       Timer0 Module         130       Timer1 Module         140       Timer5 Module         150       Capture/Compare/PVM (CCP) Modules         161       Capture/Compare/PVM Module         170       Motion Feedback Module         180       Power Control PVM Module         190       Synchronous Serial Port (SSP) Module         201       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         210       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         220       Low-Voltage Detect (LVD)         230       Special Features of the CPU         240       Instruction Set Summary         250	2.0	Guidelines for Getting Started with PIC18F Microcontrollers	
5.0       Reset         6.0       Memory Organization         7.0       Data EEPROM Memory         8.0       Flash Program Memory         9.0       8 x 8 Hardware Multiplier         10.0       Interrupts         11.0       I/O Ports         12.0       Timer0 Module         13.0       Timer1 Module         14.0       Timer2 Module         15.0       Timer1 Module         16.0       Capture/Compare/PVM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PVM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       Low-Voltage Detect (LVD)         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support.         26.0       Electrical Characteristics         27.0       Packaging Information.         Appendix R: Revision History.         Appendix B: Device Differences.         Appendix C: Conversion Considerations         Appendix D: Migration from Mid-Range to E	3.0	Oscillator Configurations	
6.0       Memory Organization         7.0       Data EEPROM Memory         8.0       Flash Program Memory         9.0       8 x 8 Hardware Multiplier         10.0       Interrupts         11.0       I/O Ports         12.0       Timer0 Module         13.0       Timer1 Module         14.0       Timer2 Module         15.0       Timer5 Module         16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Receiver Transmitter (EUSART)         21.0       10-Bit High>Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History         Appendix B: Device Differences         Appendix B: Device Differences         Appendix C: Conversion Considerations         Appendix D: Migrat	4.0	Power-Managed Modes	
7.0       Data ÉEPRÓM Memory         8.0       Flash Program Memory         9.0       8 x 8 Hardware Multiplier         10.0       Interrupts         11.0       I/O Ports         12.0       Timer0 Module         13.0       Timer1 Module         14.0       Timer1 Module         15.0       Timer1 Module         16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix R: Nevision History,         Appendix R: Neigration From Mid-Range to Enhanced Devices.         Appendix D: Migration From Mid-Range to Enhanced Devices.         Appendix F: Migration From Mid-Range to Enhanced Devices.         Appendix F: Mig	5.0	Reset	
<ul> <li>8.0 Flash Program Memory</li></ul>	6.0	Memory Organization	61
9.0       8 x 8 Hardware Multiplier.         10.0       Interrupts         11.0       I/O Ports         12.0       Timer0 Module         13.0       Timer1 Module         14.0       Timer2 Module         15.0       Timer5 Module         16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       Io-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support.         26.0       Delectrical Characteristics         27.0       Packaging Information         Appendix A: Revision History         Appendix C Conversion Considerations         Appendix C: Conversion Considerations         Appendix C: Migration From Mid-Range to Enhanced Devices         Appendix C: Migration From High-End to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices         Appendix	7.0	Data EEPROM Memory	
10.0       Interrupts         11.0       I/O Ports         12.0       Timer0 Module         13.0       Timer1 Module         14.0       Timer2 Module         15.0       Timer5 Module         16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support.         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix B: Device Differences.         Appendix C: Conversion Considerations.         Appendix C: Conversion Considerations.         Appendix D: Migration from Baseline to Enhanced Devices.         Appendix F: Migration From Mid-Range to Enhanced Devices.         Appendix F: Migration From Mid-Range to Enhanced Devices.         Appendix F: Migration From Migh-End to Enhanced Devices.	8.0	Flash Program Memory	85
11.0       I/O Ports         12.0       Timer0 Module         13.0       Timer1 Module         13.0       Timer2 Module         15.0       Timer5 Module         15.0       Timer5 Module         16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support.         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History       Appendix C Conversion Considerations         Appendix C: Conversion Considerations       Appendix C Conversion Considerations         Appendix C: Migration from Baseline to Enhanced Devices       Appendix F Migration From High-End to Enhanced Devices         NDEX       Mitorcohip Web Site       Mitorcohip Web Site         Customer Change Notification Service       Cust	9.0	8 x 8 Hardware Multiplier	
12.0       Timer0 Module         13.0       Timer1 Module         14.0       Timer2 Module         15.0       Timer5 Module         16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix B: Device Differences       Appendix B: Device Differences         Appendix B: Device Differences       Appendix C: Conversion Considerations         Appendix B: Migration From Mid-Range to Enhanced Devices       Appendix E: Migration From Mid-Range to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices       Appendix E: Migration From High-End to Enhanced Devices         INDEX       The Microchip Web Site       Customer Change Notification Service         Customer Suppo	10.0	Interrupts	
13.0       Timer1 Module         14.0       Timer2 Module         15.0       Timer5 Module         15.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix R: Revision History       Appendix R         Appendix B: Device Differences       Appendix C Conversion Considerations         Appendix D: Migration from Baseline to Enhanced Devices       Appendix E         Appendix F: Migration From Mid-Range to Enhanced Devices       Appendix E         NDEX       The Microchip Web Site       Customer Change Notification Service         Customer Support       Customer Support       Reader Response	11.0	I/O Ports	113
14.0       Timer2 Module         15.0       Timer5 Module         16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART).         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD).         23.0       Special Features of the CPU         24.0       Instruction Set Summary.         25.0       Development Support.         26.0       Electrical Characteristics         27.0       Packaging Information.         Appendix A: Revision History.         Appendix A: Revision History.         Appendix B: Device Differences.         Appendix C: Conversion Considerations         Appendix C: Conversion Considerations         Appendix F: Migration From Mid-Range to Enhanced Devices.         Appendix F: Migration From High-End to Enhanced Devices.         Appendix F: Migration From High-End to Enhanced Devices.         NDEX.         The Microchip Web Site         Customer Change Notification			
15.0       Timer5 Module         16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support.         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History         Appendix A: Revision History         Appendix C: Conversion Considerations         Appendix D: Migration from Baseline to Enhanced Devices         Appendix F: Migration From Mid-Range to Enhanced Devices         Appendix F: Migration From Mid-Range to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices         Customer Change Notification Service         Customer Change Notification Service         Customer Support </td <td>13.0</td> <td>Timer1 Module</td> <td> 131</td>	13.0	Timer1 Module	131
16.0       Capture/Compare/PWM (CCP) Modules         17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support.         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History       Appendix A: Revision History         Appendix B: Device Differences.       Appendix C: Conversion Considerations         Appendix D: Migration from Baseline to Enhanced Devices.       Appendix E: Migration From High-End to Enhanced Devices.         Appendix F: Migration From High-End to Enhanced Devices       Appendix F: Migration From High-End to Enhanced Devices         INDEX       The Microchip Web Site       Customer Change Notification Service         Customer Change Notification Service       Customer Support         Reader Response       Service       Service	14.0	Timer2 Module	136
17.0       Motion Feedback Module         18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support.         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History       Appendix B: Device Differences         Appendix C: Conversion Considerations       Appendix C: Conversion Considerations         Appendix D: Migration from Baseline to Enhanced Devices       Appendix F: Migration From Mid-Range to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices       INDEX         The Microchip Web Site       Customer Change Notification Service         Customer Support       Customer Support         Reader Response       Mideation Service			
18.0       Power Control PWM Module         19.0       Synchronous Serial Port (SSP) Module         20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History       Appendix A: Revision History         Appendix C: Conversion Considerations       Appendix C: Conversion Considerations         Appendix D: Migration from Baseline to Enhanced Devices       Appendix F: Migration From Mid-Range to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices       INDEX         The Microchip Web Site       Customer Change Notification Service         Customer Change Notification Service       Customer Support         Reader Response       Reader Response			
19.0       Synchronous Serial Port (SSP) Module			
20.0       Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)         21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History       Appendix A: Revision History         Appendix B: Device Differences       Appendix C: Conversion Considerations         Appendix D: Migration from Baseline to Enhanced Devices       Appendix E: Migration From Mid-Range to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices       INDEX         The Microchip Web Site       Customer Change Notification Service         Customer Change Notification Service       Customer Support         Reader Response       Service			
21.0       10-Bit High-Speed Analog-to-Digital Converter (A/D) Module         22.0       Low-Voltage Detect (LVD)         23.0       Special Features of the CPU         24.0       Instruction Set Summary         25.0       Development Support.         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History       Appendix B: Device Differences.         Appendix B: Device Differences       Appendix C: Conversion Considerations         Appendix D: Migration from Baseline to Enhanced Devices       Appendix E: Migration From Mid-Range to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices       INDEX         The Microchip Web Site       Customer Change Notification Service         Customer Support       Reader Response			
22.0 Low-Voltage Detect (LVD)			
23.0 Special Features of the CPU	21.0	10-Bit High-Speed Analog-to-Digital Converter (A/D) Module	
24.0       Instruction Set Summary         25.0       Development Support         26.0       Electrical Characteristics         27.0       Packaging Information         Appendix A: Revision History       Appendix B: Device Differences         Appendix B: Device Differences       Appendix C: Conversion Considerations         Appendix D: Migration from Baseline to Enhanced Devices       Appendix E: Migration From Mid-Range to Enhanced Devices         Appendix F: Migration From High-End to Enhanced Devices       INDEX         The Microchip Web Site       Customer Change Notification Service         Customer Support       Reader Response		•	
25.0 Development Support			
26.0 Electrical Characteristics	24.0	Instruction Set Summary	283
27.0 Packaging Information	25.0	Development Support	
Appendix A: Revision History			
Appendix B: Device Differences Appendix C: Conversion Considerations Appendix D: Migration from Baseline to Enhanced Devices Appendix E: Migration From Mid-Range to Enhanced Devices Appendix F: Migration From High-End to Enhanced Devices INDEX The Microchip Web Site Customer Change Notification Service Customer Support Reader Response	27.0	Packaging Information	
Appendix C: Conversion Considerations		,	
Appendix D: Migration from Baseline to Enhanced Devices			
Appendix E: Migration From Mid-Range to Enhanced Devices Appendix F: Migration From High-End to Enhanced Devices INDEX The Microchip Web Site Customer Change Notification Service Customer Support Reader Response	Appe	ndix C: Conversion Considerations	
Appendix F: Migration From High-End to Enhanced Devices INDEX The Microchip Web Site Customer Change Notification Service Customer Support Reader Response		•	
INDEX			
The Microchip Web Site Customer Change Notification Service Customer Support Reader Response	Appe	ndix F: Migration From High-End to Enhanced Devices	
Customer Change Notification Service	INDE	X	
Customer Support			
Reader Response			
Product Identification System			
	Produ	uct Identification System	391

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

## 2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 3.0 "Oscillator Configurations"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).


For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>™</sup> and PICmicro<sup>®</sup> Devices"
- AN849, "Basic PICmicro<sup>®</sup> Oscillator Design"
- AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

## 2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k $\Omega$  to 10 k $\Omega$  resistor to Vss on unused pins and drive the output to logic low.


### FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT




R/W-0	R/W-0	R/W-0	R/W-0	R <sup>(1)</sup>	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit 7						•	bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 7		le enabled; CPl		ocked in power- ked in power-ma	•	les	
bit 6-4	111 = 8 MHz 110 = 4 MHz 101 = 2 MHz 100 = 1 MHz 011 = 500 kH 010 = 250 kH 001 = 125 kH	z z Hz Hz	e drives clock o	directly)			
bit 3	1 = Oscillato		r time-out has	Status bit <sup>(1)</sup> expired; primar inning; primary o		U U	
bit 2	1 = INTOSC	SC Frequency S frequency is st frequency is no	able				
bit 1-0	1x = Internal	System Clock So oscillator block ary (Timer1) os					

### REGISTER 3-2: OSCCON: OSCILLATOR CONTROL REGISTER

2: Default output frequency of INTOSC on Reset.







### 4.2.3 RC\_RUN MODE

In RC\_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing-sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI\_RUN and RC\_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC\_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC\_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to '1'. Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 4-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.

## 6.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and contained in three 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte (PCH register) contains the PC<15:8> bits and is not directly readable or writable.

Updates to the PCH register are performed through the PCLATH register. The upper byte is the PCU register and contains the bits, PC<20:16>. This register is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes to the PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 6.1.4.1 "Computed GOTO**").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of the PCL is fixed to a value of '0'. The PC increments by two to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

### 6.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, with the Stack Pointer initialized to 00000b after all Resets. There is no RAM associated with Stack Pointer, 00000b. This is only a Reset value. During a CALL type instruction, causing a push onto the stack, the Stack Pointer is first incremented and the RAM location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction, causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The stack space is not part of either program or data space. The Stack Pointer is readable and writable, and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special Function Registers. Data can also be pushed to, or popped from, the stack using the Top-of-Stack SFRs. Status bits indicate if the stack is full, has overflowed or underflowed.

### 6.1.2.1 Top-of-Stack Access

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 6-3). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

## 6.1.2.2 Return Stack Pointer (STKPTR)


The STKPTR register (Register 6-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. At Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.


After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 23.1 "Configuration Bits**" for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.


If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.














### FIGURE 15-1: TIMER5 BLOCK DIAGRAM (16-BIT READ/WRITE MODE SHOWN)

## 15.1 Timer5 Operation

Timer5 combines two 8-bit registers to function as a 16-bit timer. The TMR5L register is the actual low byte of the timer; it can be read and written to directly. The high byte is contained in an unmapped register; it is read and written to through TMR5H, which serves as a buffer. Each register increments from 00h to FFh.

A second register pair, PR5H and PR5L, serves as the Period register; it sets the maximum count for the TMR5 register pair. When TMR5 reaches the value of PR5, the timer rolls over to 00h and sets the TMR5IF interrupt flag. A simplified block diagram of the Timer5 module is shown in Figure 2-1.

Note:			nay be used		
	pose	e timer an	d as the time	base reso	ource to
	the	Motion	Feedback	Module	(Input
	Capt	ure or Qu	adrature En	coder Inter	rface).

Timer5 supports three configurations:

- 16-Bit Synchronous Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

In Synchronous Timer configuration, the timer is clocked by the internal device clock. The optional Timer5 prescaler divides the input by 2, 4, 8 or not at all (1:1). The TMR5 register pair increments on Q1. Clearing TMR5CS (= 0) selects the internal device clock as the timer sampling clock.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
SEVOPS3	SEVOPS2	SEVOPS1	SEVOPS0	SEVTDIR	—	UDIS	OSYNC
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7-4	SEVOPS<3:0 0000 = 1:1 P 0001 = 1:2 P	ostscale ostscale	n Event mgge	r Output Postsc			
bit 3	1 = A Special	••	will occur wher	e Direction bit I the PWM time I the PWM time		•	
bit 2	Unimplement	ted: Read as '0	,				
bit 1	UDIS: PWM L	Jpdate Disable	bit				
	•			uffer registers a uffer registers a			
bit 0	OSYNC: PWN	/ Output Overri	de Synchroniz	ation bit			
			0	ster are synchro ster are asynch		WM time base	

#### REGISTER 18-4: PWMCON1: PWM CONTROL REGISTER 1

18.3.1 FREE-RUNNING MODE

In the Free-Running mode, the PWM Time Base registers (PTMRL and PTMRH) will begin counting upwards until the value in the PWM Time Base Period register, PTPER (PTPERL and PTPERH), is matched. The PTMR registers will be reset on the following input clock edge and the time base will continue counting upwards as long as the PTEN bit remains set.

### 18.3.2 SINGLE-SHOT MODE

In the Single-Shot mode, the PWM time base will begin counting upwards when the PTEN bit is set. When the value in the PTMR register matches the PTPER register, the PTMR register will be reset on the following input clock edge and the PTEN bit will be cleared by the hardware to halt the time base.

#### 18.3.3 CONTINUOUS UP/DOWN COUNT MODES

In Continuous Up/Down Count modes, the PWM time base counts upwards until the value in the PTPER register matches with the PTMR register. On the following input clock edge, the timer counts downwards. The PTDIR bit in the PTCON1 register is read-only and indicates the counting direction. The PTDIR bit is set when the timer counts downwards. Note: Since the PWM compare outputs are driven to the active state when the PWM time base is counting downwards and matches the duty cycle value, the PWM outputs are held inactive during the first half of the first period of the Continuous Up/Down Count mode until PTMR begins to count down from the PTPER value.

### 18.3.4 PWM TIME BASE PRESCALER

The input clock to PTMR (Fosc/4) has prescaler options of 1:1, 1:4, 1:16 or 1:64. These are selected by control bits, PTCKPS<1:0>, in the PTCON0 register. The prescaler counter is cleared when any of the following occurs:

- · Write to the PTMR register
- Write to the PTCON (PTCON0 or PTCON1)
   register
- Any device Reset

Note: The PTMR register is not cleared when PTCONx is written.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV <sup>(1)</sup>	SSPEN <sup>(2)</sup>	CKP	SSPM3 <sup>(3)</sup>	SSPM2 <sup>(3)</sup>	SSPM1 <sup>(3)</sup>	SSPM0 <sup>(3)</sup>
oit 7							bit
a man di							
<b>_egend:</b> R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit read	1 as '0'	
	Readable bitW = Writable bitU = Unimplemented bit, read as '0Value at POR'1' = Bit is set'0' = Bit is clearedx = B						nown
oit 7		Collision Dete					
	software	)	s written while	it is still transm	itting the previ	ous word (mus	t be cleared
oit 6	0 = No collisi	ion eive Overflow Ii	ndicator hit(1)				
	In SPI mode:						
	must rea Master n initiated l 0 = No overf <u>In l<sup>2</sup>C™ mod</u> 1 = A byte is	d the SSPBUF, node, the overfl by writing to the low <u>e:</u> received while	even if only to ow bit is not s SSPBUF reg the SSPBUF	. Overflow can c ransmitting data et since each ne ister. register is still h POV must be c	, to avoid settin ew reception (a olding the prev	ng overflow. In and transmissio rious byte. SSP	n) is POV
	0 = No overf		smit mode. 55	POV must be c	leared in solitw	are in either mo	dde.
oit 5	SSPEN: Syno	chronous Seria	Port Enable	<sub>Dit</sub> (2)			
	In SPI mode:						
	0 = Disables			K, SDO and SD se pins as I/O p		pins	
	$\frac{\ln I^2 C \text{ mode:}}{1 = \text{Enables f}}$	he serial nort a	nd configures	the SDA and So	∩L nine ae eari	ial nort nine	
				se pins as I/O p			
				must be properly		s input or outpu	t.
oit 4	CKP: Clock F	Polarity Select b	bit				
	In SPI mode:						
		for clock is a h					
	In I <sup>2</sup> C mode:	for clock is a lo					
	SCK release	control.					
	1 = Enables						
			retch). (Used	to ensure data s	setup time.)		
	n Master mode, vriting to the SSF		is not set sind	ce each new rec	eption (and tra	ansmission) is ir	nitiated by
	When enabled, th		be properly co	onfigured as inp	uts or outputs		

- **2:** When enabled, these pins must be properly configured as inputs or outputs.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in  $I^2C^{TM}$  mode only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	54
PIR1	—	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	57
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	57
IPR1	—	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	57
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	56
TXREG	EUSART Tra	insmit Regist	er						56
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	56
BAUDCON	_	RCIDL	_	SCKP	BRG16		WUE	ABDEN	56
SPBRGH	EUSART Ba	ud Rate Gen	erator Reg	ister High	Byte				56
SPBRG	EUSART Baud Rate Generator Register Low Byte					56			
	·								•

### TABLE 20-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for asynchronous transmission.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GDSEL1	GDSEL0	GBSEL1	GBSEL0	GCSEL1	GCSEL0	GASEL1	GASEL0
bit 7	GDGLLU	GDGLLT	GDGLLU	GCOLLI	GUGLLU	GAGLET	bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7-6	<b>GDSEL&lt;1:0&gt;</b> S/H-2 positive 00 = AN3 01 = AN7 <sup>(1)</sup> 1x = Reserve	·	ect bits				
bit 5-4	<b>GBSEL&lt;1:0&gt;</b> S/H-2 positive 00 = AN1 01 = AN5 <sup>(1)</sup> 1x = Reserve	·	ct bits				
bit 3-2	GCSEL<1:0> S/H-1 positive 00 = AN2 01 = AN6 <sup>(1)</sup> 1x = Reserve	·	ect bits				
bit 1-0	GASEL<1:0> S/H-1 positive 00 = AN0 01 = AN4 10 = AN8 <sup>(1)</sup> 11 = Reserve	·	ct bits				

### REGISTER 21-5: ADCHS: A/D CHANNEL SELECT REGISTER

**Note 1:** AN5 through AN8 are available only in PIC18F4331/4431 devices.

# 22.0 LOW-VOLTAGE DETECT (LVD)

PIC18F2331/2431/4331/4431 devices have a Low-Voltage Detect module (LVD), a programmable circuit that enables the user to specify a device voltage trip point. If the device experiences an excursion below the trip point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The Low-Voltage Detect Control register (Register 22-1) completely controls the operation of the LVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the LVD module is shown in Figure 22-1.

The module is enabled by setting the LVDEN bit, but the circuitry requires some time to stabilize each time that it is enabled. The IRVST bit is a read-only bit used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and the IRVST bit is set. The module monitors for drops in VDD below a predetermined set point.

### REGISTER 22-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
_	—	IRVST	LVDEN	LVDL3 <sup>(1)</sup>	LVDL2 <sup>(1)</sup>	LVDL1 <sup>(1)</sup>	LVDL0 <sup>(1)</sup>
bit 7	÷	÷		÷	÷	÷	bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7-6	•	ted: Read as '					
bit 5		al Reference V	0	0			
	1 = Indicates	that the Low-V	oltage Detect	logic will genera	ate the interrup	ot flag at the sp	ecified voltage
	range						
			•	t logic will not nould not be ena	•	nterrupt flag at	the specified
bit 4	LVDEN: Low-	Voltage Detect	Power Enable	e bit			
	1 = Enables L	VD, powers up	LVD circuit				
	0 = Disables I	VD, powers do	own LVD circu	it			
bit 3-0	LVDL<3:0>: L	_ow-Voltage De	etection Limit b	oits <sup>(1)</sup>			
	1111 = Exteri	nal analog inpu	t is used (inpu	it comes from th	ne LVDIN pin)		
	1110 <b>= Maxin</b>	num setting					
	•						
	•						
	•						
	0010 = Minim	0					
	0001 = Reser						
	0000 <b>= Rese</b> r	ved					

**Note 1:** LVDL<3:0> bit modes, which result in a trip point below the valid operating voltage of the device, are not tested.

Mnem	onic,	Description	Cycles	16-	Bit Inst	ruction	Nord	Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL	OPERA	TIONS							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Load Literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	/IORY ←	→ PROGRAM MEMORY OPERATI	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None	

### TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)


**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as an input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.


4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.



# FIGURE 26-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





NOTES:

## APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18F442." The changes discussed, while device-specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available on Microchip's web site: www.Microchip.com.

# APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18FXXX Migration."

This Application Note is available on Microchip's web site: www.Microchip.com.

CCP214	-5
CCPR2H Register14	5
CCPR2L Register14	5
Compare Mode. See Compare.	
Timer Resources14	5
CKE Bit	
CKP Bit	
Clock Sources	
Effects of Power-Managed Modes3	
Selection Using OSCCON Register	
Clocking Scheme/Instruction Cycle6	65
CLRF	99
CLRWDT	
Code Examples	
Changing Between Capture Prescalers	6
Computed GOTO Using an Offset Value	
Data EEPROM Read8	
Data EEPROM Refresh Routine8	
Data EEPROM Write8	
Erasing a Flash Program Memory Row9	90
Fast Register Stack6	64
How to Clear RAM (Bank 1) Using	
Indirect Addressing	5
Implementing a Real-Time Clock Using a	0
Timora Interrunt Convice	
Timer1 Interrupt Service	55
Initializing PORTA11	
Initializing PORTB 11	
Initializing PORTC11	9
Initializing PORTD12	22
Initializing PORTE	
Reading a Flash Program Memory Word8	39
i touding a ridon rogium monor) riora minina	
Saving STATUS WREG and BSR	
Saving STATUS, WREG and BSR	
Registers in RAM11	2
Registers in RAM11 Writing to Flash Program Memory	2
Registers in RAM11 Writing to Flash Program Memory	2 94 96
Registers in RAM	2 94 96
Registers in RAM	2 94 96 95
Registers in RAM	2 94 96 95
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Losigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9	2 4 96 95 95
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 code Protection       263, 27	2 4 6 6 5 7 9
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 code Protection       263, 27         Associated Registers       27	2466557979
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28	246655992
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28	24969597920
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30	24665599200
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14	246655992007
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14	2466559920078
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14	2466559920078
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCP Pin Configuration       14	24665599200787
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCP Pin Configuration       14         CCPR1 Register       14	246655992007877
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         CCPR2 Register       14	2466559920078777
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         COPR2 Register       14         Software Interrupt Mode       14	24665599200787777
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         Software Interrupt Mode       14         Special Event Trigger       14	246655992007877777
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         Software Interrupt Mode       14         Special Event Trigger       14         Timer1 Mode Selection       14	2466559920078777777
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         Software Interrupt Mode       14         Special Event Trigger       14         Configuration Bits       26	2466559920078777773
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         COFR2 Register       14         Software Interrupt Mode       14         Special Event Trigger       14         Configuration Bits       26         Configuration Bits       26         Configuration Register Protection       28	246655992007877777732
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         Software Interrupt Mode       14         Special Event Trigger       14         Configuration Bits       26	246655992007877777732
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         COFR2 Register       14         Software Interrupt Mode       14         Special Event Trigger       14         Configuration Bits       26         Configuration Bits       26         Configuration Register Protection       28	246655992007877777326
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         Software Interrupt Mode       14         Special Event Trigger       14         Timer1 Mode Selection       14         Configuration Bits       26         Configuration Register Protection       28         Conversion Considerations       37	24665599200787777773260
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCPR1 Register       14         COPR2 Register       14         Software Interrupt Mode       14         Special Event Trigger       14         Configuration Bits       26         Configuration Register Protection       28         Conversion Considerations       37         CPFSEQ       30         CPFSGT       30	246655992007877777326001
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCP Pin Configuration       14         CCPR1 Register       14         Software Interrupt Mode       14         Software Interrupt Mode       14         Configuration Bits       26         Configuration Bits       26         Configuration Register Protection       28         Conversion Considerations       37         CPFSEQ       30         CPFSEQ       30         CPFSELT       30	246655992007877777326011
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCP Pin Configuration       14         CCPR1 Register       14         Software Interrupt Mode       14         Software Interrupt Mode       14         Configuration Bits       26         Configuration Bits       26         Configuration Register Protection       28         Conversion Considerations       37         CPFSEQ       30         CPFSEQ       30         CPFSELT       30         Crystal Oscillator/Ceramic Resonators       27	2466559920078777773260119
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCP Pin Configuration       14         CCPR1 Register       14         CCPR2 Register       14         Software Interrupt Mode       14         Special Event Trigger       14         Configuration Bits       26         Configuration Bits       26         Configuration Register Protection       28         Conversion Considerations       37         CPFSEQ       30         CPFSEQ       30         CPFSEQ       30         Cortystal Oscillator/Ceramic Resonators       22         Customer Change Notification Ser	24665599200787777732601197
Registers in RAM       11         Writing to Flash Program Memory       93–9         16 x 16 Signed Multiply Routine       9         16 x 16 Unsigned Multiply Routine       9         8 x 8 Signed Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         8 x 8 Unsigned Multiply Routine       9         Code Protection       263, 27         Associated Registers       27         Data EEPROM       28         Program Memory       28         COMF       30         Compare (CCP Module)       14         Associated Registers       14         CCP Pin Configuration       14         CCPR1 Register       14         Software Interrupt Mode       14         Software Interrupt Mode       14         Configuration Bits       26         Configuration Bits       26         Configuration Register Protection       28         Conversion Considerations       37         CPFSEQ       30         CPFSEQ       30         CPFSELT       30         Crystal Oscillator/Ceramic Resonators       27	246655992007877777326011977

# D

D/A Bit
Data Addressing Modes75
Direct
Indirect75
Inherent and Literal75
Data EEPROM Memory
Associated Registers
EEADR Register
EECON1 and EECON2 Registers
Operation During Code-Protect
Protection Against Spurious Write
Reading
Using
8
Write Verify
Writing
Data Memory
Access Bank 68
Bank Select Register (BSR) 68
General Purpose Register (GPR) File 68
Map for PIC18F2331/2431/4331/4431 67
Special Function Registers (SFRs)
DAW
DC Characteristics
Power-Down and Supply Current
Supply Voltage
DCFSNZ
DECF
DECFSZ
Development Support
Device Differences
Device Differences
Features (table)
New Core Features
Other Special Features
Device Reset Timers
Oscillator Start-up Timer (OST)50
PLL Lock Time-out 50
Power-up Timer (PWRT) 50
Time-out Sequence 50
Direct Addressing76
F
Electrical Characteristics
Enhanced Universal Synchronous Asynchronous
Receiver Transmitter (EUSART)
Equations
A/D Acquisition Time
Conversion Time for Multi-Channel Modes
Minimum A/D Holding Capacitor Charging Time 249
PWM Period for Free-Running Mode
PWM Period for Up/Down Count Mode
PWM Resolution
16 x 16 Signed Multiplication Algorithm
16 x 16 Unsigned Multiplication Algorithm
Errata9