

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	12MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	LVD, POR, WDT
Number of I/O	20
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	24-UFQFN Exposed Pad
Supplier Device Package	24-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c20334-12lqxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **More Information**

Cypress provides a wealth of data at www.cypress.com to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article KBA92181, Resources Available for CapSense<sup>®</sup> Controllers. Following is an abbreviated list for CapSense devices:

- Overview: CapSense Portfolio, CapSense Roadmap
- Product Selectors: CapSense, CapSense Plus, CapSense Express, PSoC3 with CapSense, PSoC5 with CapSense, PSoC4. In addition, PSoC Designer offers a device selection tool at the time of creating a new project.
- Application Notes: Cypress offers CapSense application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with CapSense are:
  - □ AN64846 Getting Started With CapSense
- CY8C20x34 CapSense<sup>®</sup> Design Guide
   AN2397 CapSense<sup>®</sup> Data Viewing Tools
- □ AN2397 CapSense<sup>®</sup> Data Viewing Tools
- Technical Reference Manual (TRM):
  □ PSoC<sup>®</sup> CY8C20x24, CY8C20x34 Family Technical
  - Reference Manual


- Development Kits:
  - CY3280-20x34 Universal CapSense Controller Kit features a predefined control circuitry and plug-in hardware to make prototyping and debugging easy. Programming and I2C-to-USB Bridge hardware are included for tuning and data acquisition.
  - CY3280-SLM Linear Slider Module Kit consists of five CapSense buttons, one linear slider (with ten sensors) and five LEDs. This module connects to any CY3280 Universal CapSense Controller Board, including CY3280-20x34 kit.
  - CY3280-BBM Universal CapSense Prototyping Module Kit provides access to every signal routed to the 44-pin connector on the attached controller board including CY3280-20x34 kit.
- Programming
  - PSoC supports a number of different programming modes and tools. For more information see the General Programming page.

## **PSoC Designer**

PSoC Designer is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of systems based on CapSense (see Figure 1). With PSoC Designer, you can:

- 1. Drag and drop User Modules to build your hardware system design in the main design workspace
- 2. Codesign your application firmware with the PSoC hardware, using the PSoC Designer IDE C compiler
- 3. Configure User Module
- 4. Explore the library of user modules
- 5. Review user module datasheets







# **PSoC Functional Overview**

The PSoC family consists of many *Programmable System-on-Chips with On-Chip Controller* devices. These devices are designed to replace multiple traditional MCU based system components with one low cost single chip programmable component. A PSoC device includes configurable analog and digital blocks and programmable interconnect. This architecture enables the user to create customized peripheral configurations to match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture for this device family, as shown in Figure 2, consists of three main areas: the Core, the System Resources, and the CapSense Analog System. A common versatile bus enables connection between I/O and the analog system. Each CY8C20x34 PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 28 general purpose I/O (GPIO) are also included. The GPIO provide access to the MCU and analog mux.

## **PSoC Core**

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, IMO, and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 12 MHz. The M8C is a two MIPS, 8-bit Harvard-architecture microprocessor.


System Resources provide additional capability such as a configurable I<sup>2</sup>C slave or SPI master-slave communication interface and various system resets supported by the M8C.

The Analog System consists of the CapSense PSoC block and an internal 1.8 V analog reference. Together they support capacitive sensing of up to 28 inputs.

## CapSense Analog System

The Analog System contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins is completed quickly and easily across multiple ports.

### Figure 2. Analog System Block Diagram



#### Analog Multiplexer System

The Analog Mux Bus connects to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces such as sliders and touch pads
- Chip-wide mux that enables analog input from any I/O pin
- Crosspoint connection between any I/O pin combinations



## Additional System Resources

System Resources provide additional capability useful to complete systems. Additional resources include low voltage detection and power on reset. Brief statements describing the merits of each system resource follow:

- The I<sup>2</sup>C slave or SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires run at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- Low voltage detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.8 V reference provides an absolute reference for capacitive sensing.
- The 5 V maximum input, 3 V fixed output, low dropout regulator (LDO) provides regulation for I/Os. A register controlled bypass mode enables the user to disable the LDO.

## **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks, and 12, 6, or 4 analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this datasheet is highlighted.

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[1]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45	up to 38	2	8	up to 38	0	4	6 <sup>[1]</sup>	1 K	16 K
CY8C21x45	up to 24	1	4	up to 24	0	4	6 <sup>[1]</sup>	512	8 K
CY8C21x34	up to 28	1	4	up to 28	0	2	4 <sup>[1]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[1]</sup>	256	4 K
CY8C20x34	up to 28	0	0	up to 28	0	0	3 <sup>[1,2]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[1,2]</sup>	up to 2 K	up to 32 K

#### Table 1. PSoC Device Characteristics

Notes

1. Limited analog functionality

2. Two analog blocks and one  $CapSense^{\ensuremath{\mathfrak{R}}\xspace}$ .



# **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure User Modules.
- 3. Organize and Connect.
- 4. Generate, Verify, and Debug.

## Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events. These include monitoring address and data bus values, memory locations, and external signals.




# **Pin Information**

This section describes, lists, and illustrates the CY8C20234, CY8C20334, CY8C20434, CY8C20534, and CY8C20634 PSoC device pins and pinout configurations.

The CY8C20x34 PSoC device is available in a variety of packages that are listed and shown in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O and connection to the common analog bus. However, V<sub>SS</sub>, V<sub>DD</sub>, and XRES are not capable of Digital I/O.

## 8-Pin SOIC Pinout






Table 2. Pin Definitions – CY8C20134 8-Pin (SOIC)

Pin No.	Digital	Analog	Name	Description
1	Power		V <sub>SS</sub>	Ground connection
2	I/O	I	P0[1]	Analog column mux input, integrating input
3	I/O I P1[7] I2C serial clock (SCL)		I2C serial clock (SCL)	
4	I/O	I	P1[5]	I2C serial data (SDA)
5	I/O	I	P1[1]	I2C serial clock (SCL), ISSP-SCLK
6	I/O	I	P1[0]	I2C serial data (SDA), ISSP-SDATA
7	I/O I P2[2] Analog column mux input		Analog column mux input	
8	Power	•	V <sub>DD</sub>	Supply voltage

A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive.



## Table 4. Pin Definitions – CY8C20000 48-Pin OCD (QFN) <sup>[3]</sup>

Pin No.	Digital	Analog	Name	Description
18	Power		V <sub>SS</sub>	OCD CPU clock output
19			CCLK	OCD high speed clock output
20			HCLK	DATA <sup>[5]</sup> , I <sup>2</sup> C SDA
21	I <sub>OH</sub>	I	P1[0]	
22	I <sub>OH</sub>	1	P1[2]	No connection
23			NC	No connection
24			NC	No connection
25			NC	Optional external clock input (EXTCLK)
26	I <sub>ОН</sub>	I	P1[4]	
27	I <sub>OH</sub>	I	P1[6]	Active high external reset with internal pull-down
28	Input		XRES	
29	I/O	I	P3[0]	
30	I/O	1	P3[2]	
31	I/O	I	P2[0]	
32	I/O	I	P2[2]	
33	I/O	I	P2[4]	
34	I/O	I	P2[6]	
35	I/O	I	P0[0]	
36	I/O	I	P0[2]	
37			NC	No connection
38			NC	No connection
39			NC	No connection
40	I/O	I	P0[6]	Analog bypass
41	Power		V <sub>DD</sub>	Supply voltage
42			OCDO	OCD odd data output
43			OCDE	OCD even data I/O
44	I/O	I	P0[7]	
45	I/O	I	P0[5]	
46	I/O	I	P0[3]	Integrating Input
47	Power		V <sub>SS</sub>	Ground connection
48			NC	No connection
СР	Power		V <sub>SS</sub>	Center pad is connected to ground

A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive.


Note

5. These are the ISSP pins, that are not High Z at POR (Power-on-Reset). See the PSoC Technical Reference Manual for details.



## **30-Ball Part Pinout**

#### Figure 10. CY8C20634 30-Ball PSoC Device



#### Table 9. 30-Ball Part Pinout (WLCSP)

Pin No.	T	уре	Name	Description
FILLINO.	Digital	Analog	Name	Description
A1	Power		V <sub>DD</sub>	Supply voltage
A2	I/O	1	P0[6]	Analog bypass
A3	I/O	1	P0[4]	
A4	I/O	1	P0[3]	Integrating input
A5	I/O	1	P2[7]	
B1	I/O	1	P0[2]	
B2	I/O	1	P0[0]	
B3	I/O	1	P2[6]	
B4	I/O	1	P0[5]	
B5	I/O	1	P0[1]	
C1	I/O	1	P2[4]	
C2	I/O	1	P2[2]	
C3	I/O	1	P3[1]	
C4	I/O	1	P0[7]	
C5	I/O	1	P2[1]	
D1	I/O	1	P2[0]	
D2	I/O	1	P3[0]	
D3	I/O	1	P3[2]	
D4	I <sub>OH</sub>	1	P1[1]	CLK <sup>[15]</sup> , I <sup>2</sup> C SCL, SPI MOSI
D5	I/O	1	P2[3]	
E1	Input		XRES	Active high external reset with internal pull-down
E2	I <sub>OH</sub>	1	P1[6]	
E3	I <sub>OH</sub>	1	P1[4]	Optional external clock input (EXTCLK)
E4	I <sub>OH</sub>	1	P1[5]	I <sup>2</sup> C SDA, SPI MISO
E5	I/O	1	P2[5]	
F1	Power	•	V <sub>SS</sub>	Ground connection <sup>[16]</sup>
F2	I <sub>ОН</sub>	1	P1[2]	
F3	I <sub>OH</sub>	1	P1[0]	DATA <sup>[15]</sup> , I <sup>2</sup> C SDA
F4	I <sub>OH</sub>	1	P1[3]	SPI CLK
F5	I <sub>OH</sub>	1	P1[7]	I <sup>2</sup> C SCL, SPI SS
		L		

A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive.

#### Notes

These are the ISSP pins, that are not High Z at POR (Power-on-Reset). See the PSoC Technical Reference Manual for details.
 All V<sub>SS</sub> pins should be brought out to one common GND plane.



### Table 13. 5-V and 3.3-V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OH7</sub>	High output voltage Port 1 pins with 2.4 V LDO regulator enabled	2.1	2.4	2.7	V	$I_{OH}$ < 10 $\mu A,$ $V_{DD}$ $\geq$ 3.0 V , maximum of 20 mA source current in all I/Os.
V <sub>OH8</sub>	High output voltage Port 1 pins with 2.4 V LDO regulator enabled	2.0	-	-	V	$I_{OH}$ < 200 $\mu A,~V_{DD} \ge$ 3.0 V, maximum of 20 mA source current in all I/Os.
V <sub>OH9</sub>	High output voltage Port 1 pins with 1.8 V LDO regulator enabled	1.6	1.8	2.0	V	$\begin{array}{l} I_{OH} < 10 \ \mu A \\ 3.0V \leq V_{DD} \leq 3.6 \ V \\ 0 \ ^{\circ}C \leq T_A \leq 85 \ ^{\circ}C \\ Maximum \ of \ 20 \ mA \ source \ current \\ in \ all \ I/Os. \end{array}$
V <sub>OH10</sub>	High output voltage Port 1 pins with 1.8 V LDO regulator enabled	1.5	_	-	V	$\begin{array}{l} I_{OH} < 100 \ \mu\text{A}. \\ 3.0V \leq V_{DD} \leq 3.6 \ V. \\ 0 \ ^{\circ}\text{C} \leq T_A \leq 85 \ ^{\circ}\text{C}. \\ \text{Maximum of 20 mA source current} \\ \text{in all I/Os.} \end{array}$
V <sub>OL</sub>	Low output voltage	_	-	0.75	V	$I_{OL} = 20 \text{ mA}, V_{DD} > 3.0 \text{ V}, \text{maximum}$ of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5]).
I <sub>ОН</sub>	High level source current	_	-	20	mA	$V_{OH} = V_{DD} - 0.9$ . See the limitations of the total current in the Notes for $V_{OH}$ .
I <sub>OH2</sub>	High level source current port 0, 2, or 3 pins	1	-	-	mA	$V_{OH} = V_{DD} - 0.9$ , for the limitations of the total current and $I_{OH}$ at other $V_{OH}$ levels, see the Notes for $V_{OH}$ .
I <sub>OH4</sub>	High level source current port 1 Pins with LDO regulator disabled	5	-	_	mA	$V_{OH} = V_{DD} - 0.9$ , for the limitations of the total current and $I_{OH}$ at other $V_{OH}$ levels, see the Notes for $V_{OH}$ .
I <sub>OL</sub>	Low level sink current	20	-	-	mA	$V_{OL}$ = 0.75 V, see the limitations of the total current in the Notes for $V_{OL}$
V <sub>IL</sub>	Input low voltage	_	_	0.8	V	$3.6~V \leq V_{DD} \leq 5.25~V$
V <sub>IH</sub>	Input high voltage	2.0	-	-	V	$3.6~V \leq V_{DD} \leq 5.25~V$
V <sub>H</sub>	Input hysteresis voltage	_	140	-	mV	
IIL	Input leakage (absolute value)	-	1	_	nA	Gross tested to 1 µA
C <sub>IN</sub>	Capacitive load on pins as input	0.5	1.7	5	pF	Package and pin dependent Temperature = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	0.5	1.7	5	pF	Package and pin dependent Temperature = 25 °C



#### DC POR and LVD Specifications

Table 16 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}, 3.0 \text{ V to } 3.6 \text{ V and } -40 \text{ °C} \le T_A \le 85 \text{ °C}, \text{ or } 2.4 \text{ V to } 3.0 \text{ V and } -40 \text{ °C} \le T_A \le 85 \text{ °C}, \text{ respectively.}$ Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

#### Table 16. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0</sub> V <sub>PPOR1</sub> V <sub>PPOR2</sub>	V <sub>DD</sub> value for PPOR trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b		2.36 2.60 2.82	2.40 2.65 2.95	>>>	$V_{DD}$ is greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog.
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V <sub>DD</sub> value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.39 2.54 2.75 2.85 2.96 - 4.52	2.45 2.71 2.92 3.02 3.13 - 4.73	2.51 <sup>[17]</sup> 2.78 <sup>[18]</sup> 2.99 <sup>[19]</sup> 3.09 3.20 - 4.83	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	

**Notes** 17. Always greater than 50 mV above V<sub>PPOR</sub> (PORLEV = 00) for falling supply. 18. Always greater than 50 mV above V<sub>PPOR</sub> (PORLEV = 01) for falling supply. 19. Always greater than 50 mV above V<sub>PPOR</sub> (PORLEV = 10) for falling supply.



## DC Programming Specifications

Table 17 lists the guaranteed minimum and maximum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only. Flash endurance and retention specifications with the use of the EEPROM User Module are valid only within the range: 25 °C +/-20C during the Flash Write operation. Reference the EEPROM User Module datasheet instructions for EEPROM flash write requirements outside of the 25 °C +/-20 °C temperature window.

Table 17.	<b>DC Programming Specifications</b>
-----------	--------------------------------------

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DDP</sub>	V <sub>DD</sub> for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify	2.4	2.5	2.6	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation	2.7	-	5.25	V	This specification applies to this device when it is executing internal flash writes
IDDP	Supply current during programming or verify	-	5	25	mA	
V <sub>ILP</sub>	Input low voltage during programming or verify	_	-	0.8	V	
V <sub>IHP</sub>	Input high voltage during programming or verify	2.2	-	-	V	
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	_	-	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	_	-	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output low voltage during programming or verify	_	-	V <sub>SS</sub> + 0.75	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>DD</sub> – 1.0	-	V <sub>DD</sub>	V	
Flash <sub>ENPB</sub>	Flash endurance (per block)	50,000 <sup>[21]</sup>	_	-	-	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash endurance (total) <sup>[20]</sup>	1,800,000	-	-	-	Erase/write cycles.
Flash <sub>DR</sub>	Flash data retention	10	-	-	Years	

Notes

<sup>20.</sup> A maximum of 36 × 50,000 block endurance cycles is allowed. This is balanced between operations on 36 × 1 blocks of 50,000 maximum cycles each, 36 × 2 blocks of 25,000 maximum cycles each, or 36 × 4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36 × 50,000 and that no single block ever sees more than 50,000 cycles).

<sup>21.</sup> The 50,000 cycle flash endurance per block is only guaranteed if the flash is operating within one voltage range. Voltage ranges are 2.4 V to 3.0 V, 3.0 V to 3.6 V and 4.75 V to 5.25 V.



### AC External Clock Specifications

Table 24, Table 25, Table 26, and Table 27 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V, 3.3 V, or 2.7 V at 25 °C. These are for design guidance only.

### Table 24. 5-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.750	-	12.6	MHz	
-	High period	38	-	5300	ns	
-	Low period	38	-	-	ns	
-	Power-up IMO to switch	150	-	-	μs	

#### Table 25. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.750	_	12.6		Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
-	High period with CPU clock divide by 1	41.7	-	5300	ns	
-	Low period with CPU clock divide by 1	41.7	-	-	ns	
_	Power-up IMO to switch	150	-	-	μs	

#### Table 26. 2.7-V (Nominal) AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.750	-	3.08	MHz	Maximum CPU frequency is 3 MHz at 2.7 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.15	-	6.35	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider is set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
-	High period with CPU clock divide by 1	160	-	5300	ns	
-	Low period with CPU clock divide by 1	160	-	_	ns	
-	Power-up IMO to switch	150	_	-	μs	

#### Table 27. 2.7-V (Minimum) AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.750	-	6.3	MHz	Maximum CPU frequency is 6 MHz at 2.7 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.15	_	12.6	MHz	If the frequency of the external clock is greater than 6 MHz, the CPU clock divider is set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
-	High period with CPU clock divide by 1	160	_	5300	ns	
-	Low period with CPU clock divide by 1	160	-	—	ns	
-	Power-up IMO to switch	150	_	-	μs	



Symbol	Description	Standa	rd Mode	Fast Mode		Units
Symbol	Description		Min Max		Min Max	
F <sub>SCLI2C</sub>	SCL clock frequency	0	100	-	-	kHz
t <sub>HDSTAI2C</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	-	-	μs
t <sub>LOWI2C</sub> LOW period of the SCL clock		4.7	-	_	-	μs
t <sub>HIGHI2C</sub>	HIGH period of the SCL clock	4.0	-	-	_	μs
t <sub>SUSTAI2C</sub> Setup time for a repeated start condition		4.7	_	_	_	μs
t <sub>HDDATI2C</sub> Data hold time		0	-	_	-	μs
t <sub>SUDATI2C</sub> Data setup time		250	_	_	_	ns
t <sub>SUSTOI2C</sub> Setup time for STOP condition		4.0	-	-	_	μs
t <sub>BUFI2C</sub> Bus free time between a STOP and START condition		4.7	-	-	-	μs
t <sub>SPI2C</sub> Pulse width of spikes are suppressed by the input filter		_	-	-	-	ns

# Table 30. 2.7-V AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins (Fast Mode not Supported)

## Figure 13. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus









Figure 15. 16-Pin SOIC (150 Mils)





#### Figure 17. 16-pin (3 × 3 mm × 0.6 Max) COL (Sawn)





19 24 PIN# 1 ID 0.50±0.05 0.50±0.05 0.25±0.07 2 -2.65±0.10 -0.40±0.10

<u>NOTES</u> :

- 1. 🕅 HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT :  $29 \pm 3$  mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS


001-13937 \*F



NOTES:

# CY8C20134/CY8C20234/CY8C20334 CY8C20434/CY8C20534/CY8C20634

### Figure 19. 32-Pin QFN 5 × 5 × 0.55 mm (Sawn)




1.25 REF-

51-85079 \*F

- <u>0.55</u> 0.95

 $-\frac{0.22}{0.38}$ 





#### Figure 21. 30-Ball (1.85 × 2.31 × 0.40 mm) WLCSP

**Important Note** For information on the preferred dimensions for mounting the QFN packages, see the application note *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845* available at http://www.cypress.com. It is important to note that pinned vias for thermal conduction are not required for the low power 24, 32, and 48-pin QFN PSoC devices.



## **Thermal Impedances**

Table 33 illustrates the minimum solder reflow peak temperature to achieve good solderability.

#### Table 33. Thermal Impedances Per Package

Package	Typical θ <sub>JA</sub> <sup>[28]</sup>
8 SOIC	127 °C/W
16 SOIC	80 °C/W
16 QFN	46 °C/W
24 QFN <sup>[29]</sup>	25 °C/W
28 SSOP	96 °C/W
30 WLCSP	54 °C/W
32 QFN <sup>[29]</sup>	27 °C/W
48 QFN <sup>[29]</sup>	28 °C/W

#### **Solder Reflow Specifications**

Table 34 shows the solder reflow temperature limits that must not be exceeded.

#### Table 34. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> – 5 °C
8-Pin SOIC	260 °C	30 seconds
16-Pin SOIC	260 °C	30 seconds
16-Pin QFN	260 °C	30 seconds
24-Pin QFN	260 °C	30 seconds
28-Pin SSOP	260 °C	30 seconds
30-Pin WLCSP	260 °C	30 seconds
32-Pin QFN	260 °C	30 seconds
48-Pin QFN	260 °C	30 seconds

Notes

<sup>28.</sup>  $T_J = T_A + Power \times \theta_{JA}$ . 29. To achieve the thermal impedance specified for the QFN package, refer to application note *Design Guidelines for Cypress Quad Flat No Extended Lead (QFN) Packaged Devices – AN72845* available at http://www.cypress.com.

<sup>30.</sup> Higher temperatures is required based on the solder melting point. Typical temperatures for solder are 220 ±5 °C with Sn-Pb or 245 ± 5 °C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.



# Glossary

block	1. A functional unit that performs a single function, such as an oscillator.
	<ol> <li>A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.</li> </ol>
buffer	<ol> <li>A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.</li> </ol>
	2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
	3. An amplifier used to lower the output impedance of a system.
bus	<ol> <li>A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.</li> </ol>
	2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
	3. One or more conductors that serve as a common connection for a group of related devices.
clock	The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.
comparator	An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.
compiler	A program that translates a high level language, such as C, into machine language.
configuration space	In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.
crystal oscillator	An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.
cyclic redundancy check (CRC)	A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.
data bus	A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.
debugger	A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.
dead band	A period of time when neither of two or more signals are in their active state or in transition.
digital blocks	The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.
digital-to-analog (DAC)	A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.
duty cycle	The relationship of a clock period high time to its low time, expressed as a percent.
emulator	Duplicates (provides an emulation of) the functions of one system with a different system, so that the second system appears to behave like the first system.



# Glossary

SRAM	An acronym for static random access memory. A memory device where you can store and retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device.
SROM	An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.
stop bit	A signal following a character or block that prepares the receiving device to receive the next character or block.
synchronous	<ol> <li>A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>A system whose operation is synchronized by a clock signal.</li> </ol>
tri-state	A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.
UART	A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.
user modules	Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level <b>API (Application Programming Interface)</b> for the peripheral function.
user space	The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.
V <sub>DD</sub>	A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.
V <sub>SS</sub>	A name for a power net meaning "voltage source." The most negative power supply signal.
watchdog timer	A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



# **Document History Page**

Document Title: CY8C20134/CY8C20234/CY8C20334/CY8C20434/CY8C20534/CY8C20634, PSoC <sup>®</sup> Programmable System-on-Chip™ Document Number: 001-05356					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
*	2717566	DRSW / AESA	06/11/2009	Updated AC Chip-Level, and AC Programming Specifications as follows: Modified $F_{IMO6}$ (page 20), $T_{WRITE}$ specifications (page 23) Added $I_{OH}$ , $I_{OL}$ (page 17), Flash endurance note (page 19), DCILO (page 20), F32K_U (page 20), $T_{POWERUP}$ (page 20), $T_{ERASEALL}$ (page 23), $T_{PROGRAM\_HOT}$ (page 24), and $T_{PROGRAM\_COLD}$ (page 24) specifications Added AC SPI Master and Slave Specifications Added 30-Ball WLCSP Package	
*J	2825336	ISW	12/10/2009	Updated pin description table for 48-pin OCD. Updated Ordering information table to include CY8C20534-12PVXA parts. Updated package diagrams for 48-pin QFN, 16-pin QFN (sawn), 24-pin QFN (sawn), and 30-ball WLCSP specs.	
*К	2892629	NJF	03/15/2010	Updated Programmable pin configuration details in Features. Updated Analog Multiplexer System. Updated Cypress website links. Updated PSoC Designer Software Subsystems. Added T <sub>BAKETEMP</sub> and T <sub>BAKETIME</sub> parameters in Absolute Maximum Ratings. Removed the following sections: DC Low Power Comparator Specifications, AC Analog Mux Bus Specifications, AC Low Power Comparator Specifications, Third Party Tools, and Build a PSoC Emulator into your Board. Modified Notes in Packaging Dimensions. Updated Ordering Code Definitions. Removed inactive parts from Ordering Information. Updated links in Sales, Solutions, and Legal Information.	
*L	2872902	VMAD	04/06/2010	Added part number CY8C20134 to the title. Added 8-pin and 16-pin SOIC pin and package details. Updated content to match current style guide and datasheet template. Moved acronyms and units of measure tables to page 35.	
*M	3043170	NJF	09/30/2010	Added PSoC Device Characteristics table . Added DC I <sup>2</sup> C Specifications table. Added F <sub>32K U</sub> max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changed were made to I <sup>2</sup> C Timing Diagram. Updated for clearer understanding. Template and styles update.	
*N	3173718	NJF	02/16/2011	CY8C20134-12SX1I and CY8C20234-12SX2I typo error fixed in the ordering information table and changed in to CY8C20134-12SXI and CY8C20234-12SXI. Updated document version and date. Updated package diagram to 001-12919 *C.	
*0	3248613	TOF	06/10/2011	Under Table 13, the text "Table 13 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \degree C \le T_A \le 85 \degree C$ , $3.0 V$ to $3.6 V$ and $-40 \degree C \le T_A \le 85 \degree C$ , or $2.4 V$ to $3.0 V$ and $-40 \degree C \le T_A \le 85 \degree C$ , or $2.4 V$ to $3.0 V$ and $-40 \degree C \le T_A \le 85 \degree C$ , respectively. Typical parameters apply to $5 V$ , $3.3 V$ , and $2.7 V$ at $25 \degree C$ . These are for design guidance only." changed to "Table 13 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: $4.75 V$ to $5.25 V$ and $-40 \degree C \le T_A \le 85 \degree C$ , $3.0 V$ to $3.6 V$ and $-40 \degree C \le T_A \le 85 \degree C$ , $3.0 V$ to $3.6 V$ and $-40 \degree C \le T_A \le 85 \degree C$ , or Table 14 for $2.4 V$ to $3.0 V$ and $-40 \degree C \le T_A \le 85 \degree C$ . These are for design guidance only". Updated Table 34 on page 37 table. Updated sections, "Getting Started", "Development Tools", and "Designing with PSoC Designer" to remove references to the system level designs.	
*P	3394775	KPOL	10/04/2011	Updated package diagram 51-85066 to *E revision. Updated 16-pin SOIC and 16-pin QFN package drawings.	
•	0001110				