



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f6622-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Din Nome	Pin Number	Pin	Pin Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTE is a bidirectional I/O port.		
RE0/RD/P2D RE0 RD P2D	2	I/O I O	ST TTL	Digital I/O. Read control for Parallel Slave Port. ECCP2 PWM output D.		
RE1/WR/P2C RE1 WR P2C	1	I/O I O	ST TTL	Digital I/O. Write control for Parallel Slave Port. ECCP2 PWM output C.		
RE2/CS/P2B RE2 CS P2B	64	I/O I O	ST TTL	Digital I/O. Chip select control for Parallel Slave Port. ECCP2 PWM output B.		
RE3/P3C RE3 P3C	63	I/O O	ST —	Digital I/O. ECCP3 PWM output C.		
RE4/P3B RE4 P3B	62	I/O O	ST —	Digital I/O. ECCP3 PWM output B.		
RE5/P1C RE5 P1C	61	I/O O	ST —	Digital I/O. ECCP1 PWM output C.		
RE6/P1B RE6 P1B	60	I/O O	ST —	Digital I/O. ECCP1 PWM output B.		
RE7/ECCP2/P2A RE7 ECCP2 ⁽²⁾	59	I/O I/O	ST ST	Digital I/O. Enhanced Capture 2 input/Compare 2 output/ BW/M 2 output		
P2A ⁽²⁾		0	—	ECCP2 PWM output A.		
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog Analog input I = Input O = Output						

TABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set.

2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared.

Din Nome	Pin Number	Pin	Pin Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.	
RB0/INT0/FLT0 RB0 INT0 FLT0	58	I/O I I	TTL ST ST	Digital I/O. External interrupt 0. PWM Fault input for ECCPx.	
RB1/INT1 RB1 INT1	57	I/O I	TTL ST	Digital I/O. External interrupt 1.	
RB2/INT2 RB2 INT2	56	I/O I	TTL ST	Digital I/O. External interrupt 2.	
RB3/INT3/ECCP2/P2A RB3 INT3 ECCP2 ⁽¹⁾	55	I/O I O	TTL ST —	Digital I/O. External interrupt 3. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output	
P2A ⁽¹⁾		0	—	ECCP2 PWM output A.	
RB4/KBI0 RB4 KBI0	54	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.	
RB5/KBI1/PGM RB5 KBI1 PGM	53	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.	
RB6/KBI2/PGC RB6 KBI2 PGC	52	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.	
RB7/KBI3/PGD RB7 KBI3 PGD	47	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin CMOS compatible input or output	

TABLE 1-4. PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

= Schmitt Trigger input with CMOS levels Analog= Analog input ST

•	- 00111111	ingger input man emee leve	le / maleg_ / maleg mpat
	= Input	0	= Output
	= Power	I ² C™/SMB	= I ² C/SMBus input buffer

$$P = Power \qquad I^2 C^{TM}/SMB$$

Note 1: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except Microcontroller mode).

- 2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

Т

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18F8722 family of devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC<3:0>, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6

2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



TABLE 2-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Typical Capacitor Values Used:								
Mode Freq OSC1 OSC2								
XT 3.58 MHz 22 pF 22 pF								
A								

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588 PIC[®] Microcontroller Oscillator Design Guide
- AN826 Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices
- AN849 Basic PIC[®] Oscillator Design
- AN943 Practical PIC[®] Oscillator Analysis and Design
- AN949 Making Your Oscillator Work

See the notes following Table 2-2 for additional information.

When using resonators with frequencies Note: above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor may be placed between the OSC2 pin and the resonator. good starting point, As а the recommended value of Rs is 330Ω.



10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	U = Unimplemented bit, read	as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit
	 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred
bit 6	ADIF: A/D Converter Interrupt Flag bit
	 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete
bit 5	RC1IF: EUSART1 Receive Interrupt Flag bit
	 1 = The EUSART1 receive buffer, RCREG1, is full (cleared when RCREG1 is read) 0 = The EUSART1 receive buffer is empty
bit 4	TX1IF: EUSART1 Transmit Interrupt Flag bit
	 1 = The EUSART1 transmit buffer, TXREG1, is empty (cleared when TXREG1 is written) 0 = The EUSART1 transmit buffer is full
bit 3	SSP1IF: MSSP1 Interrupt Flag bit
	 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive
bit 2	CCP1IF: ECCP1 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1/TMR3 register capture occurred (must be cleared in software) 0 = No TMR1/TMR3 register capture occurred
	Compare mode:
	 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software) 0 = No TMR1/TMR3 register compare match occurred <u>PWM mode:</u>
	Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	1 = TMR1 register overflowed (must be cleared in software)0 = TMR1 register did not overflow

13.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 13-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the Timer1 oscillator, a grounded guard ring around the oscillator circuit may be helpful when used on a single-sided PCB or in addition to a ground plane.

13.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

13.5 Resetting Timer1 Using the CCP Special Event Trigger

If any of the CCP modules are configured to use Timer1 and generate a Special Event Trigger in Compare mode (CCPxM<3:0>, this signal will reset Timer1. The trigger from the ECCP2 module will also start an A/D conversion if the A/D module is enabled (see **Section 17.3.4** "**Special Event Trigger**" for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note: The Special Event Triggers from the CCPx module will not set the TMR1IF interrupt flag bit (PIR1<0>).

13.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 13.3 "Timer1 Oscillator"** above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 13-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

17.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCPxM<3:0> (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in the CCPRx registers is read, the old captured value is overwritten by the new captured value.

17.2.1 CCPx PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note:	If a CCPx pin is configured as an output, a										
	write to the port can cause a capture										
	condition.										

17.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 17.1.1 "CCP Modules and Timer Resources").

17.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

17.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCPxM<3:0>). Whenever the CCP module is turned off, or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 17-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 17-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP5 SHOWN)

CLRF MOVLW	CCP5CON NEW_CAPT_PS	; ;	Turn CCP module off Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP5CON	;	Load CCP5CON with
		;	this value

FIGURE 17-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



17.3 Compare Mode

In Compare mode, the 16-bit value of the CCPRx registers is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- driven high
- driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM<3:0>). At the same time, the interrupt flag bit, CCPxIF, is set.

17.3.1 CCPx PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCPxCON register will force								
	the compare output latch (depending on								
	device configuration) to the default low								
	level. This is not the port I/O data latch.								

17.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

Q S

R

17.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.

17.3.4 SPECIAL EVENT TRIGGER

All CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM<3:0> = 1011).

For all CCP modules, the Special Event Trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The ECCP2 Special Event Trigger can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

Comparator

0

T3CCP2

TMR1L

TMR1H



Match

FIGURE 17-3: COMPARE MODE OPERATION BLOCK DIAGRAM

Output

Logic

CCP4CON<3:0>

Mode Select

RG3/CCP4 pin

TRISG<3> Output Enable

TMR3H

TMR3L

19.4.4.5 Clock Synchronization and the CKP bit

When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2 C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 19-12).





REGISTER 20-2: RCSTAX: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x		
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
bit 7	·	·		-		·	bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7	SPEN: Serial 1 = Serial por 0 = Serial por	Port Enable bit t enabled (conf t disabled (helc	t ïgures RXx/E I in Reset))Tx and TXx/Cł	≺x pins as seria	l port pins)			
bit 6	RX9: 9-bit Re	ceive Enable b	it						
	1 = Selects 9- 0 = Selects 8-	bit reception							
bit 5	SREN: Single Asynchronous Don't care. Synchronous 1 = Enables 0 = Disables This bit is clea Synchronous Don't care.	e Receive Enab s mode: mode – Master single receive single receive ared after recep mode – Slave:	le bit <u>r:</u> otion is comp	lete.					
bit 4	CREN: Continuous Receive Enable bit <u>Asynchronous mode:</u> 1 = Enables receiver 0 = Disables receiver <u>Synchronous mode:</u> 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)								
bit 3	ADDEN: Address Detect Enable bit <u>Asynchronous mode 9-bit (RX9 = 1):</u> 1 = Enables address detection, enables interrupt and loads the receive buffer when RSRx<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit <u>Asynchronous mode 9-bit (RX9 = 0):</u> Don't care.								
bit 2	FERR: Framin 1 = Framing e 0 = No framin	ng Error bit error (can be up a error	odated by rea	ding RCREGx	register and rec	ceiving next val	id byte)		
bit 1	OERR: Overr 1 = Overrun e 0 = No overru	un Error bit error (can be cle in error	eared by clea	ring bit CREN)					
bit 0	RX9D: 9th bit This can be a	of Received D ddress/data bit	ata or a parity bi	t and must be c	calculated by us	er firmware.			

REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

```
bit 5-4 VCFG<1:0>: Voltage Reference Configuration bits
```

	A/D VREF+	A/D VREF-
00	AVdd	AVss
01	External VREF+	AVss
10	AVDD	External VREF-
11	External VREF+	External VREF-

bit 3-0 PCI

PCFG<3:0>: A/D Port Configuration Control bits:

PCFG<3:0>	AN15 ⁽¹⁾	AN14 ⁽¹⁾	AN13 ⁽¹⁾	AN12 ⁽¹⁾	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	ANO
0000	А	Α	А	А	А	А	А	А	А	Α	А	А	А	А	А	Α
0001	D	D	А	А	А	А	А	А	А	А	А	А	А	А	А	А
0010	D	D	D	А	А	А	А	А	А	А	А	А	А	А	А	А
0011	D	D	D	D	А	А	А	А	А	А	А	А	А	А	А	А
0100	D	D	D	D	D	А	А	А	А	А	А	А	А	А	А	А
0101	D	D	D	D	D	D	А	А	А	А	А	А	А	А	А	А
0110	D	D	D	D	D	D	D	А	А	А	А	А	А	А	А	А
0111	D	D	D	D	D	D	D	D	А	А	А	А	А	А	А	А
1000	D	D	D	D	D	D	D	D	D	А	А	А	А	А	А	А
1001	D	D	D	D	D	D	D	D	D	D	А	А	А	А	А	А
1010	D	D	D	D	D	D	D	D	D	D	D	А	А	А	А	А
1011	D	D	D	D	D	D	D	D	D	D	D	D	А	А	А	А
1100	D	D	D	D	D	D	D	D	D	D	D	D	D	А	А	А
1101	D	D	D	D	D	D	D	D	D	D	D	D	D	D	А	А
1110	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	А
1111	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

Note 1: AN15 through AN12 are available only on 80-pin devices.





22.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	If a change in the CMCON register
	(C1OUT or C2OUT) should occur when a
	read operation is being executed (start of
	the Q2 cycle), then the CMIF (PIR2
	register) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit, CMIF.

A mismatch condition will continue to set flag bit, CMIF. Reading CMCON will end the mismatch condition and allow flag bit, CMIF, to be cleared.

22.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM<2:0> = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

22.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM<2:0> = 111). However, the input pins (RF3 through RF6) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is also determined by the setting of the PCFG<3:0> bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

25.0 SPECIAL FEATURES OF THE CPU

The PIC18F8722 family of devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F8722 family of devices has a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

25.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device Configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

25.5 Program Verification and Code Protection

The user program memory is divided into four blocks for PIC18F6527/8527 devices, five blocks for PIC18F6622/8622 devices, six blocks for PIC18F6627/ 8627 devices and eight blocks for PIC18F6722/8722 devices. One of these is a boot block of 2, 4 or 8 Kbytes. The remainder of the memory is divided into blocks on binary boundaries. Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 25-5 shows the program memory organization for 48, 64, 96 and 128-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 25-3.

FIGURE 25-5: CODE-PROTECTED PROGRAM MEMORY FOR THE PIC18F8722 FAMILY

015555	Code Memory	•	MEMORY SIZE/DEVICE						
VIEFEE		Ī	128 Kbytes (PIC18FX722)	96 Kbytes (PIC18FX627)	64 Kbytes (PIC18FX622)	48 Kbytes (PIC18FX527)	Address Range		
							000000h		
	Unimplemented		Boot Block	Boot Block	Boot Block	Boot Block	0007FFh* o 000FFFh* o 001FFFh*		
	Read as '0'		Block 0	Block 0	Block 0	Block 0	000800h* o 001000h* o 002000h*		
							003FFFh		
							004000h		
			Block 1	Block 1	Block 1	Block 1			
							007FFFh		
200000h							008000h		
			Block 2	Block 2	Block 2	Block 2			
		1					00BFFFh		
							00C000h		
	Configuration		Block 3	Block 3	Block 3				
	Space	٦ (00FFFFh		
							010000h		
			Block 4	Block 4					
							013FFFh		
							014000h		
			Block 5	Block 5		Unimplemented			
DEEEEh					Linimplemented	Read '0's	017EEEb		
366666	II				Read '0's		018000h		
			Block 6						
			DIOCK						
			Unimplemented Read '0's			01BFFFh			
			Block 7						
							01FFFFh		



FIGURE 25-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

FIGURE 25-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



ADDWFC	ADD W an	ADD W and Carry bit to f						
Syntax:	ADDWFC	f {,d {,	a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$							
Operation:	(W) + (f) +	$(C) \rightarrow de$	st					
Status Affected:	N,OV, C, D	C, Z						
Encoding:	0010	00da	fff	f ffff				
Description:	Add W, the location 'f'. placed in V placed in d	Carry fla If 'd' is '0 V. If 'd' is ata mem	g and o)', the r '1', the ory loc	data memory result is result is ation 'f'.				
	If 'a' is '0', t If 'a' is '1', t GPR bank	he Acces he BSR i (default).	s Banl s used	k is selected. to select the				
	If 'a' is '0' a set is enab in Indexed mode when Section 26 Bit-Oriente Literal Offe	Ind the e. Ied, this i Literal O never f ≤ 5.2.3 "By ed Instru set Mode	xtende nstruct ffset Ac 95 (5F te-Orie ctions or c	d instruction ion operates ddressing h). See ented and in Indexed letails.				
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce Data	SS 1	Write to destination				
Example:	ADDWFC	REG,	0, 1					
Before Instruc Carry bit REG W	tion = 1 = 02h = 4Dh							
After Instructio Carry bit REG W	on = 0 = 02h = 50h							

AND	olw	AND Litera	al with W	,						
Synt	ax:	ANDLW	k							
Oper	rands:	$0 \le k \le 255$	$0 \le k \le 255$							
Oper	ration:	(W) .AND.	$k \rightarrow W$							
Statu	us Affected:	N, Z								
Enco	oding:	0000	1011	kkk	ck	kkkk				
Desc	cription:	The conter 8-bit literal	nts of W a 'k'. The r	are AN esult i	IDed s pla	I with the aced in W				
Word	ds:	1								
Cycle	es:	1								
QC	cycle Activity:									
	Q1	Q2	Q	3		Q4				
	Decode	Read literal	Proce	SS	V	/rite to				
		·Κ	Data	a		VV				
<u>Exar</u>	<u>mple:</u>	ANDLW	05Fh							
	Before Instruc	tion								
	W After Instruction	= A3h								
	W	= 03h								

GOT	0	Uncondi	Unconditional Branch							
Synta	ax:	GOTO	ζ							
Oper	ands:	$0 \leq k \leq 1$	048575							
Oper	ation:	$k \rightarrow PC <$	20:1>							
Statu	s Affected:	None								
Enco 1st w 2nd v	ding: ord (k<7:0>) vord(k<19:8>)	1110 1111	1111 k19kkk	1111 k7kkk kkk 19kkk kkkk kkk						
Desc	ription:	GOTO allo anywhero range. Th PC<20:1 instructio	ows an unc e within ent ne 20-bit va >. GOTO is n.	ondition ire 2-Mb lue 'k' is always	al branch yte memory loaded into a two-cycle					
Word	ls:	2								
Cycle	es:	2	2							
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read litera 'k'<7:0>,	I No operat	ion V	Read literal 'k'<19:8>, Vrite to PC					
	No operation	No operation	No operat	ion	No operation					
Example: GOTO THERE After Instruction										
	PC = Address (THERE)									

INCF	Increment	f						
Syntax:	INCF f{,o	d {,a}}						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$						
Operation:	(f) + 1 \rightarrow de	est						
Status Affected:	C, DC, N,	OV, Z						
Encoding:	0010	10da	ffff	ffff				
Description:	The conten incremente placed in V placed bac	nts of regi ed. If 'd' is V. If 'd' is k in regis	ster 'f' a '0', the '1', the ter 'f' (d	re result is result is efault).				
	If 'a' is '0', t If 'a' is '1', t GPR bank	the Acces the BSR is (default).	s Bank s used t	is selected. o select the				
	If 'a' is '0' a set is enab in Indexed mode wher Section 26 Bit-Oriente Literal Offs	and the ex led, this in Literal Of never f < 9 5.2.3 "Byt ed Instru- set Mode	tended nstruction fset Add 95 (5Fh te-Orier ctions i e" for de	instruction on operates dressing). See nted and n Indexed tails.				
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce Data	ss a c	Write to lestination				
Example:	INCF	CNT,	1, 0					
Before Instruc CNT Z DC After Instructio CNT Z C DC	tion = FFh = 0 = ? = ? on = 00h = 1 = 1 = 1							

SUBWFB	Subtract W from f with Borrow					
Syntax:	SL	JBWFB	f {,d {,a}}			
Operands:	0 ≤	≤ f ≤ 255				
	d e	≡ [0,1] - [0,1]				
Operation:	a e (f)	= [0,1] _ (\\/)	$(\overline{C}) \rightarrow dest$			
Status Affected:	(I) N		$(C) \rightarrow uesi$			
Encoding:	IN,	0101	10do ff	f fff		
Description:		btract W	and the Carry	flag (borrow)		
Description.	fro	m regist	er 'f' (2's comp	lement		
	me	ethod). If	'd' is '0', the re	sult is stored		
	in \ in I	W. If 'd' i register '	s '1', the result f' (default).	is stored back		
	lf 'a	a' is '0', f	the Access Bar	nk is selected.		
	lf 'a GF	a' is '1', t PR bank	he BSR is use (default).	d to select the		
	lf 'a	a' is '0' a	ind the extende	ed instruction		
	se in	t is enab Indexed	Literal Offset A	ddressing		
	mc	de wher	hever $f \le 95$ (5F	Fh). See		
	Se	ction 26	.2.3 "Byte-Ori	ented and		
	Bit	eral Off	ed Instruction set Mode" for	s in Indexed		
Words:	1			dotano.		
Cycles:	1					
Q Cycle Activity:						
Q1		Q2	Q3	Q4		
Decode	F	Read	Process	Write to		
	reg	jister 'f'	Data	destination		
Example 1:		UBWFB	REG, 1, 0			
Before Instruc REG	tion =	19h	(0001 10	01)		
W	=	0Dh	(0000 11	01)		
C After Instructio	= on	1				
REG	=	0Ch	(0000 10	11)		
W C	=	0Dh 1	(0000 11	01)		
Z	=	0	, requit is n			
IN Example 2:	=			USILIVE		
Before Instruc	tion	JODWID	NHO, 0, 0			
REG	=	1Bh	(0001 10	11)		
W C	=	1Ah 0	(0001 10)	10)		
After Instruction	on	-				
REG	=	1Bh 00b	(0001 10	11)		
Č	=	1				
Z N	=	1 0	; result is ze	ero		
Example 3:	S	UBWFB	REG, 1, 0			
Before Instruc	ction					
REG	=	03h	(0000 00)	11)		
C	=	0En 1	(0000 11	UI)		
After Instruction	on					
REG	=	⊦5h	(1111 01 ; [2's com p	υυ) Ι		
W	=	0Eh	(0000 11	01)		
Z	=	0				
N	=	1	; result is n	egative		

SWAPF	Swap f							
Syntax:	SWAPF f	{,d {,a}}						
Operands:	$0 \leq f \leq 255$							
	d ∈ [0,1] a ∈ [0,1]							
Operation:	(f<3:0>) → (f<7:4>) →	(f<3:0>) → dest<7:4>,(f<7:4>) → dest<3:0>						
Status Affected:	None							
Encoding:	0011	10da ff:	ff ffff					
Description:	The upper a 'f' are excha is placed in placed in re	and lower nibb anged. If 'd' is W. If 'd' is '1', egister 'f' (defa	les of register '0', the result the result is ult).					
	If 'a' is '0', t If 'a' is '1', t GPR bank	he Access Baı he BSR is use (default).	nk is selected. d to select the					
	If 'a' is '0' a set is enabl in Indexed mode wher Section 26 Bit-Oriente Literal Offs	nd the extende led, this instruct Literal Offset A never f ≤ 95 (5) .2.3 "Byte-Or ed Instruction set Mode" for	ed instruction ction operates Addressing Fh). See iented and s in Indexed details.					
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read register 'f'	Process Data	Write to destination					
Example: Before Instruct REG After Instructio	SWAPF F ction = 53h on	REG, 1, 0						
REG = 35n								



APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442*". The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available on our web site, www.microchip.com, as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*".

This Application Note is available on our web site, www.microchip.com, as Literature Number DS00726.