



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 54 |
| Program Memory Size | 96KB (48K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 1K x 8 |
| RAM Size | 3.8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-TQFP |
| Supplier Device Package | 64-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f6627t-i-pt |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Pin Name | Pin Number | Pin | Buffer | Description | | | |
|---|-----------------------|------------------------|------------------|---|--|--|--|
| Pin Name | TQFP | Туре | Туре | Description | | | |
| | | | | PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. | | | |
| RB0/INT0/FLT0 RB0 INT0 FLT0 | 58 | I/O I I | TTL ST ST | Digital I/O. External interrupt 0. PWM Fault input for ECCPx. | | | |
| RB1/INT1 RB1 INT1 | 57 | I/O I | TTL ST | Digital I/O. External interrupt 1. | | | |
| RB2/INT2 RB2 INT2 | 56 | I/O I | TTL ST | Digital I/O. External interrupt 2. | | | |
| RB3/INT3/ECCP2/P2A RB3 INT3 ECCP2 ⁽¹⁾ | 55 | I/O I O | TTL ST — | Digital I/O. External interrupt 3. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. | | | |
| P2A ⁽¹⁾ | | 0 | _ | ECCP2 PWM output A. | | | |
| RB4/KBI0 RB4 KBI0 | 54 | I/O I | TTL TTL | Digital I/O. Interrupt-on-change pin. | | | |
| RB5/KBI1/PGM RB5 KBI1 PGM | 53 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin. | | | |
| RB6/KBI2/PGC RB6 KBI2 PGC | 52 | I/O I I/O | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pir | | | |
| RB7/KBI3/PGD RB7 KBI3 PGD | 47 ompatible input | I/O I I/O CMC | TTL TTL ST | Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. = CMOS compatible input or output | | | |

TABLE 1-4. PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

= Schmitt Trigger input with CMOS levels Analog= Analog input ST

| • | - 00111111 | ingger input man enree level | o / malog = / malog mput |
|---|------------|------------------------------|---------------------------------------|
| | = Input | 0 | = Output |
| | = Power | I ² C™/SMB | = I ² C/SMBus input buffer |

$$P = Power \qquad I^2 C^{TM}/SMB$$

Note 1: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except Microcontroller mode).

- 2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

Т

2.4 RC Oscillator

For timing insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:


- supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- operating temperature

Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:

- normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of REXT and CEXT


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected.





The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).





2.5 PLL Frequency Multiplier


A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is not available when this mode is configured as the primary clock source.

The PLL is only available to the crystal oscillator when the FOSC<3:0> Configuration bits are programmed for HSPLL mode (= 0110).





2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block when the internal oscillator block is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4 "PLL in INTOSC Modes"**.

2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS<1:0>, select the clock source. The available clock sources are the primary clock (defined by the FOSC<3:0> Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after either of the SCS<1:0> bits are changed, following a brief clock transition interval. The SCS bits are reset on all forms of Reset.

The Internal Oscillator Frequency Select bits (IRCF<2:0>) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source (31 kHz), the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF<2:0> = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source derived from the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source and disables the INTOSC to reduce current consumption.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Additionally, the INTOSC source will already be stable should a switch to a higher frequency be needed quickly. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer and PLL Start-up Timer (if enabled) have timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0** "Power-Managed Modes".

| Note 1: | The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control regis- | | | | | |
|---------|---|--|--|--|--|--|
| | ter (T1CON<3>). If the Timer1 control regis- is not enabled, then any attempt to select a secondary clock source will be ignored. | | | | | |
| 2: | It is recommended that the Timer1 oscillator be operating and stable before | | | | | |

2: It is recommended that the filmer oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts.

2.7.2 OSCILLATOR TRANSITIONS

The PIC18F8722 family of devices contains circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes**".

5.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW


In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).





7.0 EXTERNAL MEMORY BUS

Note: The External Memory Bus is not implemented on PIC18F6527/6622/6627/6722 (64-pin) devices.

The External Memory Bus (EMB) allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It supports both 8-bit and 16-bit Data Width modes and four address widths from 8 to 20 bits. The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals.

A list of the pins and their functions is provided in Table 7-1.

| TABLE 7-1: | PIC18F8527/8622/8627/8722 EXTERNAL BUS – I/O PORT FUNCTIONS |
|------------|---|
| | |

| Name | Port | Bit | External Memory Bus Function |
|----------|-------|-----|--|
| RD0/AD0 | PORTD | 0 | Address bit 0 or Data bit 0 |
| RD1/AD1 | PORTD | 1 | Address bit 1 or Data bit 1 |
| RD2/AD2 | PORTD | 2 | Address bit 2 or Data bit 2 |
| RD3/AD3 | PORTD | 3 | Address bit 3 or Data bit 3 |
| RD4/AD4 | PORTD | 4 | Address bit 4 or Data bit 4 |
| RD5/AD5 | PORTD | 5 | Address bit 5 or Data bit 5 |
| RD6/AD6 | PORTD | 6 | Address bit 6 or Data bit 6 |
| RD7/AD7 | PORTD | 7 | Address bit 7 or Data bit 7 |
| RE0/AD8 | PORTE | 0 | Address bit 8 or Data bit 8 |
| RE1/AD9 | PORTE | 1 | Address bit 9 or Data bit 9 |
| RE2/AD10 | PORTE | 2 | Address bit 10 or Data bit 10 |
| RE3/AD11 | PORTE | 3 | Address bit 11 or Data bit 11 |
| RE4/AD12 | PORTE | 4 | Address bit 12 or Data bit 12 |
| RE5/AD13 | PORTE | 5 | Address bit 13 or Data bit 13 |
| RE6/AD14 | PORTE | 6 | Address bit 14 or Data bit 14 |
| RE7/AD15 | PORTE | 7 | Address bit 15 or Data bit 15 |
| RH0/A16 | PORTH | 0 | Address bit 16 |
| RH1/A17 | PORTH | 1 | Address bit 17 |
| RH2/A18 | PORTH | 2 | Address bit 18 |
| RH3/A19 | PORTH | 3 | Address bit 19 |
| RJ0/ALE | PORTJ | 0 | Address Latch Enable (ALE) Control pin |
| RJ1/OE | PORTJ | 1 | Output Enable (OE) Control pin |
| RJ2/WRL | PORTJ | 2 | Write Low (WRL) Control pin |
| RJ3/WRH | PORTJ | 3 | Write High (WRH) Control pin |
| RJ4/BA0 | PORTJ | 4 | Byte Address bit 0 (BA0) |
| RJ5/CE | PORTJ | 5 | Chip Enable (CE) Control pin |
| RJ6/LB | PORTJ | 6 | Lower Byte Enable (LB) Control pin |
| RJ7/UB | PORTJ | 7 | Upper Byte Enable (UB) Control pin |

Note: For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|----------------------------------|---------------|---------------|-------------|----------|--------|---------------------------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| EEADRH | — | — | — | — | — | — | EEPROM Ac Register Hig | | 59 |
| EEADR | EEPROM Address Register Low Byte | | | | | | | 59 | |
| EEDATA | EEPROM Data Register | | | | | | | 59 | |
| EECON2 | EEPROM | Control Regis | ster 2 (not a | physical re | egister) | | | | 59 |
| EECON1 | EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD | 59 |
| IPR2 | OSCFIP | CMIP | — | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| PIR2 | OSCFIF | CMIF | — | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | — | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |

TABLE 8-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

12.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS<2:0> bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

| Note: | Writing to TMR0 when the prescaler is |
|-------|---|
| | assigned to Timer0 will clear the prescaler |
| | count, but will not change the prescaler |
| | assignment. |

12.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

12.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-----------------------|---------------------------|--------|--------|--------|--------|---------------|--------|----------------------------|
| TMR0L | Timer0 Reg | Timer0 Register Low Byte | | | | | | | |
| TMR0H | Timer0 Reg | Timer0 Register High Byte | | | | | | | 58 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| T0CON | TMR0ON | T08BIT | TOCS | TOSE | PSA | T0PS2 | T0PS1 | T0PS0 | 58 |
| TRISA | TRISA7 ⁽¹⁾ | TRISA6 ⁽¹⁾ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 60 |

 TABLE 12-1:
 REGISTERS ASSOCIATED WITH TIMER0

Legend: Shaded cells are not used by Timer0.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

15.2 Timer3 16-bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 15-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer3 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

15.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 13.0 "Timer1 Module".

15.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

15.5 Resetting Timer3 Using the CCP Special Event Trigger

If any of the CCP modules are configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer3. ECCP2 can also start an A/D conversion if the A/D module is enabled (see **Section 17.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP module, the write will take precedence.

Note: The Special Event Triggers from the CCPx module will not set the TMR3IF interrupt flag bit (PIR2<1>).

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|---------------------------|-----------|---------|---------|---------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| TMR3L | Timer3 Register Low Byte | | | | | | | 59 | |
| TMR3H | Timer3 Register High Byte | | | | | | 59 | | |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR1ON | 58 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 59 |

TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|----------------------|------------|---------------|-----------|--------------|-----------|--------|--------|--------|----------------------------|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 |
| RCON | IPEN | SBOREN | _ | RI | TO | PD | POR | BOR | 56 |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 |
| PIR2 | OSCFIF | CMIF | _ | EEIF | BCL1IF | HLVDIF | TMR3IF | CCP2IF | 60 |
| PIE2 | OSCFIE | CMIE | _ | EEIE | BCL1IE | HLVDIE | TMR3IE | CCP2IE | 60 |
| IPR2 | OSCFIP | CMIP | _ | EEIP | BCL1IP | HLVDIP | TMR3IP | CCP2IP | 60 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | TMR4IF | CCP5IF | CCP4IF | CCP3IF | 60 |
| PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | TMR4IE | CCP5IE | CCP4IE | CCP3IE | 60 |
| IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | TMR4IP | CCP5IP | CCP4IP | CCP3IP | 60 |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 60 |
| TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 60 |
| TRISE | TRISE7 | TRISE6 | TRISE5 | TRISE4 | TRISE3 | TRISE2 | TRISE1 | TRISE0 | 60 |
| TRISG | | _ | _ | TRISG4 | TRISG3 | TRISG2 | TRISG1 | TRISG0 | 60 |
| TRISH ⁽¹⁾ | TRISH7 | TRISH6 | TRISH5 | TRISH4 | TRISH3 | TRISH2 | TRISH1 | TRISH0 | 60 |
| TMR1L | Timer1 Reg | gister Low B | yte | | | | | | 58 |
| TMR1H | Timer1 Reg | gister High E | Byte | | | | | | 58 |
| T1CON | RD16 | T1RUN | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N | 58 |
| TMR3H | Timer3 Reg | gister High E | Byte | | | | 1 | | 59 |
| TMR3L | Timer3 Reg | gister Low B | yte | | | | | | 59 |
| T3CON | RD16 | T3CCP2 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON | 59 |
| CCPR1L | Enhanced | Capture/Cor | mpare/PWN | Register 1 | Low Byte | | | | 59 |
| CCPR1H | Enhanced | Capture/Cor | mpare/PWN | 1 Register 1 | High Byte | | | | 59 |
| CCP1CON | P1M1 | P1M0 | DC1B1 | DC1B0 | CCP1M3 | CCP1M2 | CCP1M1 | CCP1M0 | 59 |
| CCPR2L | Enhanced | Capture/Cor | mpare/PWN | I Register 2 | Low Byte | | 1 | | 59 |
| CCPR2H | Enhanced | Capture/Cor | mpare/PWN | I Register 2 | High Byte | | | | 59 |
| CCP2CON | P2M1 | P2M0 | DC2B1 | DC2B0 | CCP2M3 | CCP2M2 | CCP2M1 | CCP2M0 | 59 |
| CCP3CON | P3M1 | P3M0 | DC3B1 | DC3B0 | CCP3M3 | CCP3M2 | CCP3M1 | CCP3M0 | 59 |
| CCP4CON | — | — | DC4B1 | DC4B0 | CCP4M3 | CCP4M2 | CCP4M1 | CCP4M0 | 61 |
| CCP5CON | — | — | DC5B1 | DC5B0 | CCP5M3 | CCP5M2 | CCP5M1 | CCP5M0 | 61 |

| TABI F 17-2. | REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3 |
|-------------------------------------|--|
| $I \land D \sqcup \sqcup I I = Z$. | REGISTERS ACCOUNTED WITH OAT TORE, COMINARE, TIMERT AND TIMERS |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

Note 1: Implemented on 80-pin devices only.

| CCP3CON Configuration | RG0 | RE4 | RE3 | RG3 | RH5 | RH4 | | | | | | |
|--|---|---|---|--|---|--|--|--|--|--|--|--|
| | PIC18F | 6527/6622/662 | 7/6722 Device | s: | | | | | | | | |
| 00xx 11xx | ECCP3 | RE4 | RE3 | RG3/CCP4 | N/A | N/A | | | | | | |
| 10xx 11xx | P3A | P3B | RE3 | RG3/CCP4 | N/A | N/A | | | | | | |
| x1xx 11xx | P3A | P3B | P3C | CCP4/P3D ⁽¹⁾ | N/A | N/A | | | | | | |
| PIC18F8527/ | 8622/8627/872 | 22 Devices, EC | CPMX = 1, Mi | crocontroller | mode: | | | | | | | |
| 00xx 11xx | ECCP3 | RE4 | RE3 | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | | | | |
| 10xx 11xx | P3A | P3B | RE3 | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | | | | |
| x1xx 11xx | P3A | P3B | P3C | CCP4/P3D ⁽¹⁾ | RH5/AN13 | RH4/AN12 | | | | | | |
| PIC18F8527/8622/8627/8722 Devices, ECCPMX = 0, Microcontroller mode: | | | | | | | | | | | | |
| 00xx 11xx | ECCP3 | RE4 | RE3 | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | | | | |
| 10xx 11xx | P3A | RE4 | RE3 | RG3/CCP4 | P3B | RH4/AN12 | | | | | | |
| x1xx 11xx | P3A | RE4 | RE3 | CCP4/P3D ⁽¹⁾ | P3B | P3C | | | | | | |
| C18F8527/8622/8 | 3627/8722 Dev | vices, ECCPM | (= 1, all other | Program Men | nory modes: | | | | | | | |
| 00xx 11xx | ECCP3 | AD12 ⁽²⁾ | AD10 ⁽²⁾ | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | | | | |
| 10xx 11xx | P3A | AD12/P3B ⁽²⁾ | AD10 ⁽²⁾ | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | | | | |
| x1xx 11xx | P3A | AD12/P3B ⁽²⁾ | P3C/AD10 ⁽¹⁾ | CCP4/P3D ⁽¹⁾ | RH5/AN13 | RH4/AN12 | | | | | | |
| PIC18F8527/8622/8627/8722 Devices, ECCPMX = 0, all other Program Memory modes: | | | | | | | | | | | | |
| 00xx 11xx | ECCP3 | AD12 ⁽²⁾ | AD10 ⁽²⁾ | RG3/CCP4 | RH5/AN13 | RH4/AN12 | | | | | | |
| 10xx 11xx | P3A | AD12 ⁽²⁾ | AD10 ⁽²⁾ | RG3/CCP4 | P3B | RH4/AN12 | | | | | | |
| x1xx 11xx | P3A | AD12 ⁽²⁾ | AD10 ⁽²⁾ | CCP4/P3D ⁽¹⁾ | P3B | P3C | | | | | | |
| | Configuration 00xx 11xx 10xx 11xx x1xx 11xx PIC18F8527/ 00xx 11xx 10xx 11xx 10xx 11xx PIC18F8527/ 00xx 11xx 10xx 11xx 10xx 11xx 10xx 11xx 10xx 11xx 10xx 11xx 10xx 11xx 10xx 11xx 10xx 11xx 10xx 11xx | RG0 PIC18F 00xx 11xx ECCP3 10xx 11xx P3A x1xx 11xx P3A PIC18F8527/8622/8627/873 00xx 11xx ECCP3 10xx 11xx P3A PIC18F8527/8622/8627/873 00xx 11xx P3A x1xx 11xx P3A PIC18F8527/8622/8627/873 00xx 11xx ECCP3 10xx 11xx P3A x1xx 11xx P3A x1xx 11xx P3A C18F8527/8622/8627/8722 Dev 00xx 11xx P3A x1xx 11xx P3A x1xx 11xx P3A C18F8527/8622/8627/8722 Dev 00xx 11xx P3A x1xx 11xx | RG0 RE4 PIC18F6527/6622/662 00xx 11xx ECCP3 RE4 10xx 11xx P3A P3B x1xx 11xx P3A P3B PIC18F8527/8522/8627/87>2 Devices, EC 00xx 11xx ECCP3 RE4 10xx 11xx P3A P3B PIC18F8527/8522/8627/8722 Devices, EC 00xx 11xx P3A P3B x1xx 11xx P3A P3B x1xx 11xx P3A P3B PIC18F8527/8622/8627/8722 Devices, EC 00xx 11xx ECCP3 RE4 10xx 11xx P3A RE4 10xx 11xx P3A RE4 10xx 11xx P3A RE4 00xx 11xx ECCP3 AD12/P3B ⁽²⁾ 00xx 11xx P3A AD12/P3B ⁽²⁾ x1xx 11xx P3A AD12/P3B ⁽²⁾ 10xx 11xx P3A AD12/P3B ⁽²⁾ 00xx 11xx ECCP3 AD12/P3B ⁽²⁾ 00xx 11xx P3A AD12/P3B ⁽²⁾ | RG0 RE4 RE3 PIC18F6527/6622/6622/6722 Device PIC18F6527/6622/6622/6722 Device 00xx 11xx ECCP3 RE4 RE3 10xx 11xx P3A P3B RE3 x1xx 11xx P3A P3B P3C PIC18F8527/8622/8627/8722 Devices, ECCPMX = 1, Mi 00xx 11xx ECCP3 RE4 RE3 10xx 11xx P3A P3B RE3 x1xx 11xx P3A P3B RE3 10xx 11xx ECCP3 RE4 RE3 RE3 x1xx 11xx P3A P3B RE3 10xx 11xx P3A P3B RE3 x1xx 11xx P3A P3B RE3 00xx 11xx ECCP3 RE4 RE3 RE3 10xx 11xx P3A RE4 RE3 RE3 x1xx 11xx P3A RE4 RE3 RE3 x1xx 11xx P3A RE4 RE3 RE3 x1xx 11xx P3A AD12 ⁽²⁾ AD10 ⁽²⁾ 00xx 11xx ECCP3 AD | RG0 RE4 RE3 RG3 PIC18F622/6622/6622/6722 Devices PIC18F622/6622/6722 Devices RG3 RG3/CCP4 10xx 11xx ECCP3 RE4 RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 x1xx 11xx P3A P3B P3C CCP4/P3D ⁽¹⁾ PIC18F8527/8622/8627/8722 Devices, ECCPMX = 1, Witcontroller 00xx 11xx ECCP3 RE4 RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 10xx 11xx P3A P3B RE3 RG3/CCP4 10xx 11xx P3A RE4 RE3 RG3/CCP4 10xx 11xx P3A RE4 RE3 RG3/CCP4 10xx 11xx P3A RE4 RE3 RG3/CCP4 10xx 11xx RG3/CCP4 10xx 11xx RG3/CCP4 10xx 11xx RG3/CCP4 10xx 11xx RG3/CCP4 RG3/CCP4 RG3/CCP4 <td< td=""><td>RG0 RE4 RE3 RG3 RH5 Oorfiguration PIC18F527/6622/6627/722 Devices:</td></td<> | RG0 RE4 RE3 RG3 RH5 Oorfiguration PIC18F527/6622/6627/722 Devices: | | | | | | |

TABLE 18-3: PIN CONFIGURATIONS FOR ECCP3

Legend: x = Don't care, N/A = Not available. Shaded cells indicate pin assignments not used by ECCP3 in a given mode.

Note 1: With ECCP3 in Quad PWM mode, the CCP4 module's output overrides P3D.

2: The EMB address bus width will determine whether the pin will perform an EMB or port/peripheral function.

19.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDIx is automatically controlled by the SPI module
- SDOx must have the TRISC<5> or TRISD<4> bit cleared
- SCKx (Master mode) must have the TRISC<3> or TRISD<6>bit cleared
- SCKx (Slave mode) must have the TRISC<3> or TRISD<6> bit set
- SSx must have the TRISF<7> or TRISD<7> bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

19.3.4 TYPICAL CONNECTION

Figure 19-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

FIGURE 19-2: SPI MASTER/SLAVE CONNECTION



19.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPxCON1<5>).

The SSPxCON1 register allows control of the I^2C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.

19.4.3 SLAVE MODE

In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overrightarrow{ACK}) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received.

In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit SSPxIF is set. The BF bit is cleared by reading the SSPxBUF register, while bit SSPOV is cleared through software.

The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

19.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register SSPxSR<7:1> is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPxSR register value is loaded into the SSPxBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPxIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPxSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- Receive first (high) byte of address (bits SSPxIF, BF and UA (SSPxSTAT<1>) are set on address match).
- Update the SSPxADD register with second (low) byte of address (clears bit UA and releases the SCLx line).
- 3. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
- 4. Receive second (low) byte of address (bits SSPxIF, BF and UA are set).
- 5. Update the SSPxADD register with the first (high) byte of address. If match releases SCLx line, this will clear bit UA.
- 6. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPxIF and BF are set).
- 9. Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.

| | | SYNC = 0, BRGH = 0, BRG16 = 1 | | | | | | | | | | |
|-------|-----------------------|-------------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|
| BAUD | Fosc | Fosc = 40.000 MHz Fosc = 20.000 MHz | | | |) MHz | Fosc | = 10.000 |) MHz | Fosc = 8.000 MHz | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) |
| 0.3 | 0.300 | 0.00 | 8332 | 0.300 | 0.02 | 4165 | 0.300 | 0.02 | 2082 | 0.300 | -0.04 | 1665 |
| 1.2 | 1.200 | 0.02 | 2082 | 1.200 | -0.03 | 1041 | 1.200 | -0.03 | 520 | 1.201 | -0.16 | 415 |
| 2.4 | 2.402 | 0.06 | 1040 | 2.399 | -0.03 | 520 | 2.404 | 0.16 | 259 | 2.403 | -0.16 | 207 |
| 9.6 | 9.615 | 0.16 | 259 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 64 | 9.615 | -0.16 | 51 |
| 19.2 | 19.231 | 0.16 | 129 | 19.231 | 0.16 | 64 | 19.531 | 1.73 | 31 | 19.230 | -0.16 | 25 |
| 57.6 | 58.140 | 0.94 | 42 | 56.818 | -1.36 | 21 | 56.818 | -1.36 | 10 | 55.555 | 3.55 | 8 |
| 115.2 | 113.636 | -1.36 | 21 | 113.636 | -1.36 | 10 | 125.000 | 8.51 | 4 | _ | — | — |

| TABLE 20-3: | BAUD RATES FOR | ASYNCHRONOUS MO | DDES (CONTINUED) |
|-------------|----------------|-----------------|------------------|
|-------------|----------------|-----------------|------------------|

| | | SYNC = 0, BRGH = 0, BRG16 = 1 | | | | | | | | | | | |
|-------------|-----------------------|-------------------------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------------|-----------------------------|--|--|--|--|
| BAUD | Foso | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fos | Fosc = 1.000 MHz | | | | | |
| RATE (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | | | | |
| 0.3 | 0.300 | 0.04 | 832 | 0.300 | -0.16 | 415 | 0.300 | -0.16 | 207 | | | | |
| 1.2 | 1.202 | 0.16 | 207 | 1.201 | -0.16 | 103 | 1.201 | -0.16 | 51 | | | | |
| 2.4 | 2.404 | 0.16 | 103 | 2.403 | -0.16 | 51 | 2.403 | -0.16 | 25 | | | | |
| 9.6 | 9.615 | 0.16 | 25 | 9.615 | -0.16 | 12 | — | _ | — | | | | |
| 19.2 | 19.231 | 0.16 | 12 | — | _ | _ | — | _ | — | | | | |
| 57.6 | 62.500 | 8.51 | 3 | — | _ | _ | — | _ | _ | | | | |
| 115.2 | 125.000 | 8.51 | 1 | — | _ | — | — | _ | | | | | |

| | | | | SYNC = 0 | , BRGH = | = 1, BRG16 | = 1 or SY | NC = 1, | BRG16 = 1 | | | | |
|--------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|
| BAUD RATE | Fosc | = 40.000 |) MHz | Fosc | = 20.000 |) MHz | Fosc | = 10.000 |) MHz | Fosc = 8.000 MHz | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | |
| 0.3 | 0.300 | 0.00 | 33332 | 0.300 | 0.00 | 16665 | 0.300 | 0.00 | 8332 | 0.300 | -0.01 | 6665 | |
| 1.2 | 1.200 | 0.00 | 8332 | 1.200 | 0.02 | 4165 | 1.200 | 0.02 | 2082 | 1.200 | -0.04 | 1665 | |
| 2.4 | 2.400 | 0.02 | 4165 | 2.400 | 0.02 | 2082 | 2.402 | 0.06 | 1040 | 2.400 | -0.04 | 832 | |
| 9.6 | 9.606 | 0.06 | 1040 | 9.596 | -0.03 | 520 | 9.615 | 0.16 | 259 | 9.615 | -0.16 | 207 | |
| 19.2 | 19.193 | -0.03 | 520 | 19.231 | 0.16 | 259 | 19.231 | 0.16 | 129 | 19.230 | -0.16 | 103 | |
| 57.6 | 57.803 | 0.35 | 172 | 57.471 | -0.22 | 86 | 58.140 | 0.94 | 42 | 57.142 | 0.79 | 34 | |
| 115.2 | 114.943 | -0.22 | 86 | 116.279 | 0.94 | 42 | 113.636 | -1.36 | 21 | 11.7647 | -2.12 | 16 | |

| | | SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1 | | | | | | | | | | | |
|--------------|-----------------------|--|-----------------------------|-----------------------|------------|-----------------------------|-----------------------|------------|-----------------------------|--|--|--|--|
| BAUD RATE | Fost | c = 4.000 | MHz | Fos | c = 2.000 | MHz | Fosc = 1.000 MHz | | | | | | |
| (K) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | Actual Rate (K) | % Error | SPBRG value (decimal) | | | | |
| 0.3 | 0.300 | 0.01 | 3332 | 0.300 | -0.04 | 1665 | 0.300 | -0.04 | 832 | | | | |
| 1.2 | 1.200 | 0.04 | 832 | 1.201 | -0.16 | 415 | 1.201 | -0.16 | 207 | | | | |
| 2.4 | 2.404 | 0.16 | 415 | 2.403 | -0.16 | 207 | 2.403 | -0.16 | 103 | | | | |
| 9.6 | 9.615 | 0.16 | 103 | 9.615 | -0.16 | 51 | 9.615 | -0.16 | 25 | | | | |
| 19.2 | 19.231 | 0.16 | 51 | 19.230 | -0.16 | 25 | 19.230 | -0.16 | 12 | | | | |
| 57.6 | 58.824 | 2.12 | 16 | 55.555 | 3.55 | 8 | — | — | — | | | | |
| 115.2 | 111.111 | -3.55 | 8 | | _ | _ | _ | — | _ | | | | |

20.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

20.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSRx register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSRx, the TXREGx register will transfer the second word to the TSRx and flag bit, TXxIF, will now be set.
- e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page | | | |
|--|----------|--|------------|-------------|--------|--------|--------|--------|----------------------------|--|--|--|
| INTCON | GIE/GIEH | PEIE/GIEL | TMR0IE | INT0IE | RBIE | TMR0IF | INT0IF | RBIF | 57 | | | |
| PIR1 | PSPIF | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 60 | | | |
| PIE1 | PSPIE | ADIE | RC1IE | TX1IE | SSP1IE | CCP1IE | TMR2IE | TMR1IE | 60 | | | |
| IPR1 | PSPIP | ADIP | RC1IP | TX1IP | SSP1IP | CCP1IP | TMR2IP | TMR1IP | 60 | | | |
| TRISC | TRISC7 | | | | | | | | | | | |
| TRISG | — | — — — TRISG4 TRISG3 TRISG2 TRISG1 TRISG0 | | | | | | | | | | |
| RCSTAx | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 59 | | | |
| TXREGx | EUSARTx | Transmit Reg | gister | | | | | | 59 | | | |
| TXSTAx | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 59 | | | |
| BAUDCONx | ABDOVF | BDOVF RCIDL — SCKP BRG16 — WUE ABDEN | | | | | | | | | | |
| SPBRGHx EUSARTx Baud Rate Generator Register High Byte | | | | | | | | | 61 | | | |
| SPBRGx | EUSARTx | Baud Rate G | enerator R | egister Low | Byte | | | | 59 | | | |
| | | | | | | | | | | | | |

TABLE 20-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

PIC18F8722 FAMILY

REGISTER 25-15: WDTCON: WATCHDOG TIMER CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
|-------|-----|-----|-----|-----|-----|-----|-----------------------|
| — | — | — | _ | — | — | — | SWDTEN ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7-1 Unimplemented : Read as '0' |
|--|
|--|

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

- 1 = Watchdog Timer is on
- 0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

TABLE 25-2: SUMMARY OF WATCHDOG TIMER REGISTERS


| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on page |
|--------|-------|--------|-------|-------|-------|-------|-------|--------|----------------------------|
| RCON | IPEN | SBOREN | _ | RI | TO | PD | POR | BOR | 56 |
| WDTCON | — | — | | | | | | SWDTEN | 58 |

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

25.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 25-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 25-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition) and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 25.3.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

25.4.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF<2:0> bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

25.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexor provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexor. The OSCCON register will remain in its Reset state until a power-managed mode is entered.

| IADLE 20 | | TC INFAAAA INSTRUCTION SI | | | , | | | | |
|-----------|---------|---------------------------------|--------|------|----------|---------|------|-----------------|-------|
| Mnemo | onic, | Description | Cycles | 16- | Bit Inst | ruction | Word | Status | Notes |
| Opera | nds | Description | Cycles | MSb | | | LSb | Affected | Notes |
| LITERAL C | OPERA | TIONS | | | | | | | |
| ADDLW | k | Add Literal and WREG | 1 | 0000 | 1111 | kkkk | kkkk | C, DC, Z, OV, N | |
| ANDLW | k | AND Literal with WREG | 1 | 0000 | 1011 | kkkk | kkkk | Z, N | |
| IORLW | k | Inclusive OR Literal with WREG | 1 | 0000 | 1001 | kkkk | kkkk | Z, N | |
| LFSR | f, k | Move Literal (12-bit) 2nd word | 2 | 1110 | 1110 | 00ff | kkkk | None | |
| | | to FSR(f) 1st word | | 1111 | 0000 | kkkk | kkkk | | |
| MOVLB | k | Move Literal to BSR<3:0> | 1 | 0000 | 0001 | 0000 | kkkk | None | |
| MOVLW | k | Move Literal to WREG | 1 | 0000 | 1110 | kkkk | kkkk | None | |
| MULLW | k | Multiply Literal with WREG | 1 | 0000 | 1101 | kkkk | kkkk | None | |
| RETLW | k | Return with Literal in WREG | 2 | 0000 | 1100 | kkkk | kkkk | None | |
| SUBLW | k | Subtract WREG from Literal | 1 | 0000 | 1000 | kkkk | kkkk | C, DC, Z, OV, N | |
| XORLW | k | Exclusive OR Literal with WREG | 1 | 0000 | 1010 | kkkk | kkkk | Z, N | |
| DATA MEN | /IORY ← | PROGRAM MEMORY OPERATION | ONS | | | | | | |
| TBLRD* | | Table Read | 2 | 0000 | 0000 | 0000 | 1000 | None | |
| TBLRD*+ | | Table Read with Post-Increment | | 0000 | 0000 | 0000 | 1001 | None | |
| TBLRD*- | | Table Read with Post-Decrement | | 0000 | 0000 | 0000 | 1010 | None | |
| TBLRD+* | | Table Read with Pre-Increment | | 0000 | 0000 | 0000 | 1011 | None | |
| TBLWT* | | Table Write | 2 | 0000 | 0000 | 0000 | 1100 | None | 5 |
| TBLWT*+ | | Table Write with Post-Increment | | 0000 | 0000 | 0000 | 1101 | None | 5 |
| TBLWT*- | | Table Write with Post-Decrement | | 0000 | 0000 | 0000 | 1110 | None | 5 |
| TBLWT+* | | Table Write with Pre-Increment | | 0000 | 0000 | 0000 | 1111 | None | 5 |

TABLE 26-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

28.4 AC (Timing) Characteristics

28.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

| 1. TppS2ppS | 5 | 3. Tcc:s⊤ | (I ² C [™] specifications only) |
|----------------------------|---------------------------------|-----------|---|
| 2. TppS | | 4. Ts | (I ² C specifications only) |
| Т | | | |
| F | Frequency | Т | Time |
| Lowercase le | etters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | osc | OSC1 |
| ck | CLKO | rd | RD |
| CS | CS | rw | RD or WR |
| di | SDI | sc | SCK |
| do | SDO | SS | SS |
| dt | Data in | tO | TOCKI |
| io | I/O port | t1 | T13CKI |
| mc | MCLR | wr | WR |
| Uppercase le | etters and their meanings: | | |
| S | | | |
| F | Fall | Р | Period |
| н | High | R | Rise |
| I | Invalid (High-Impedance) | V | Valid |
| L | Low | Z | High-Impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |
| TCC:ST (I ² C s | specifications only) | | |
| CC | | | |
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | Stop condition |
| STA | Start condition | | |





TABLE 28-22: MASTER SSP I²C[™] BUS START/STOP BITS REQUIREMENTS

| Param. No. | Symbol | Characte | eristic | Min | Max | Units | Conditions |
|---------------|---------|-----------------|---------------------------|------------------|-----|-------|-------------------------------------|
| 90 | TSU:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ns | Only relevant for Repeated Start |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | After this period, the |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | first clock pulse is |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | generated |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ns | |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | | |

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

FIGURE 28-22: MASTER SSP I²C[™] BUS DATA TIMING



| PWM (CCP Module) | |
|---|-----|
| Associated Registers | 186 |
| Duty Cycle | |
| Example Frequencies/Resolutions | 185 |
| Period | 184 |
| Setup for PWM Operation | |
| TMR2 to PR2 Match | 184 |
| TMR4 to PR4 Match | 177 |
| PWM (ECCP Module) | 192 |
| Associated Registers | |
| CCPR1H:CCPR1L Registers | |
| Direction Change in Full-Bridge Output Mode | |
| Duty Cycle | |
| Effects of a Reset | 203 |
| Enhanced PWM Auto-Shutdown | 200 |
| Example Frequencies/Resolutions | 193 |
| Full-Bridge Application Example | 198 |
| Full-Bridge Mode | |
| Half-Bridge Mode | 196 |
| Half-Bridge Output Mode | |
| Applications Example | 196 |
| Operation in Power-Managed Modes | 203 |
| Operation with Fail-Safe Clock Monitor | 203 |
| Output Configurations | 194 |
| Output Relationships (Active-High) | 194 |
| Output Relationships (Active-Low) | 195 |
| Period | 192 |
| Programmable Dead-Band Delay | |
| Setup for PWM Operation | |
| Start-up Considerations | 202 |
| TMR2 to PR2 Match | 192 |
| | |

Q

| Q Clock | 185, 193 |
|---------|----------|
|---------|----------|

R

| 3 |
|---|
| 3 |
| 7 |
| 3 |
| 1 |
| |
| 6 |
| 0 |
| 4 |
| |
| 1 |
| 2 |
| 3 |
| 0 |
| 9 |
| 1 |
| 9 |
| 1 |
| 0 |
| 3 |
| 2 |
| 4 |
| 6 |
| 5 |
| 8 |
| 7 |
| 0 |
| 9 |
| 1 |
| |

| DEVID2 (Device ID 2) |
|---|
| Dead-Band Delay) |
| EECON1 (Data EEPROM Control 1) |
| |
| EECON1 (EEPROM Control 1) |
| HLVDCON (High/Low-Voltage Detect Control) 291 |
| INTCON (Interrupt Control) 121 |
| INTCON2 (Interrupt Control 2) 122 |
| INTCON3 (Interrupt Control 3) 123 |
| IPR1 (Peripheral Interrupt Priority 1) |
| IPR2 (Peripheral Interrupt Priority 2) |
| MEMCON (External Memory Bus Control) |
| OSCCON (Oscillator Control) |
| OSCTUNE (Oscillator Tuning) |
| PIR1 (Peripheral Interrupt Request (Flag) 1) |
| |
| PIR2 (Peripheral Interrupt Request (Flag) 2) |
| PSPCON (Parallel Slave Port Control) 159 |
| RCON (Reset Control) 50, 133 |
| RCSTAx (Receive Status and Control) 249 |
| SSPxCON1 (MSSPx Control 1, I ² C Mode) 217 |
| SSPxCON1 (MSSPx Control 1, SPI Mode) 207 |
| SSPxCON2 (MSSPx Control 2, I ² C Mode) |
| SSPxSTAT (MSSPx Status, I ² C Mode) |
| SSPxSTAT (MSSPx Status, SPI Mode) |
| STATUS (Arithmetic Status) |
| |
| STKPTR (Stack Pointer) |
| T0CON (Timer0 Control) |
| T1CON (Timer1 Control)165 |
| T2CON (Timer2 Control) 171 |
| T3CON (Timer3 Control) 173 |
| T4CON (Timer 4 Control) 177 |
| TXSTAx (Transmit Status and Control) |
| WDTCON (Watchdog Timer Control) |
| RESET |
| Reset State of Registers |
| Resets |
| Brown-out Reset (BOR) |
| Oscillator Start-up Timer (OST) |
| |
| Power-on Reset (POR) |
| Power-up Timer (PWRT) |
| RETFIE |
| RETLW |
| RETURN |
| Return Address Stack |
| Return Stack Pointer (STKPTR)67 |
| Revision History |
| RLCF |
| RLNCF |
| RRCF |
| RRNCF |
| |
| с С |

S

| SCKxSDIx | |
|--|-----|
| SDOx | 205 |
| SEC_IDLE Mode | 46 |
| SEC_RUN Mode | 42 |
| Serial Clock, SCKx | 205 |
| Serial Data In (SDIx) | 205 |
| Serial Data Out (SDOx) | 205 |
| Serial Peripheral Interface. See SPI Mode. | |
| SETF | 355 |
| Single-Supply ICSP Programming. | |
| Slave Select (SSx) | 205 |
| Slave Select Synchronization | 211 |
| SLEEP | 356 |