



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	70
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f8527-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F6527 PIC18LF6527
- PIC18F6622 PIC18LF6622
- PIC18F6627 PIC18LF6627
- PIC18F6722 PIC18LF6722
- PIC18F8527 PIC18LF8527
- PIC18F8622 PIC18LF8622
- PIC18F8627 PIC18LF8627
- PIC18F8722 PIC18LF8722

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of highendurance, Enhanced Flash program memory. On top of these features, the PIC18F8722 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

### 1.1 New Core Features

#### 1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F8722 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be significantly reduced.
- **Multiple Idle Modes:** The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further.
- On-the-fly Mode Switching: The powermanaged modes are invoked by user code during operation, allowing the user to incorporate powersaving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 28.0 "Electrical Characteristics" for values.

### 1.1.2 EXPANDED MEMORY

The PIC18F8722 family provides ample room for application code and includes members with 48, 64, 96 or 128 Kbytes of code space.

- Data RAM and Data EEPROM: The PIC18F8722 family also provides plenty of room for application data. The devices have 3936 bytes of data RAM, as well as 1024 bytes of data EEPROM, for long term retention of nonvolatile data.
- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles, up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.

#### 1.1.3 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F8722 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which provides an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.



#### 5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u uluu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 26-2 and Table 26-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

### REGISTER 5-2: STATUS: ARITHMETIC STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		—	N	OV	Z	DC <sup>(1)</sup>	C <sup>(2)</sup>
bit 7							bit 0
Legend:							
R = Read	lable bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-5	Unimplemen	ted: Read as	0'				
bit 4	N: Negative b	bit					
	This bit is use negative (ALI 1 = Result wa 0 = Result wa	ed for signed a U MSB = 1). as negative as positive	rithmetic (2's d	complement). I	t indicates whe	ther the result w	vas
bit 3	OV: Overflow This bit is use magnitude wl 1 = Overflow 0 = No overfl	bit bit for signed a hich causes the occurred for si ow occurred	rithmetic (2's o e sign bit (bit 7 gned arithmet	complement). I 7 of the result) tic (in this arithi	t indicates an o to change state netic operation	verflow of the 7 )	-bit
bit 2	Z: Zero bit						
	1 = The resul 0 = The resul	t of an arithme t of an arithme	tic or logic op tic or logic op	eration is zero eration is not z	ero		
bit 1	DC: Digit Car	ry/borrow bit(1)	)				
	For addwf, a	DDLW, SUBLW a	and SUBWF ins	structions:			
	1 = A carry-o 0 = No carry-	ut from the 4th out from the 41	low-order bit h low-order bi	of the result oc t of the result	curred		
bit 0	C: Carry/borr For ADDWF, A 1 = A carry-o 0 = No carry-	ow bit <sup>(2)</sup> DDLW, SUBLW a ut from the Mo out from the M	and SUBWF ins st Significant I ost Significan	structions: bit of the result t bit of the resu	occurred It occurred		
Note 1: 2:	For borrow, the po operand. For rotat For borrow, the po	larity is reverse e (RRF, RLF) in larity is reverse e (RRF, RLF) in	ed. A subtractions this structions, this ed. A subtractions this	on is executed s bit is loaded v on is executed s bit is loaded v	by adding the 2 with either bit 4 by adding the 2 with either the 1	's complement or bit 3 of the so 's complement high or low-orde	of the second ource register. of the second er bit of the

source register.

#### FIGURE 6-2: TABLE WRITE OPERATION



### 6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

#### 6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 25.0** "**Special Features of the CPU**"). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is
	read as '1'. This can indicate that a write
	operation was prematurely terminated by
	a Reset, or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIE	CMIE	—	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	OSCFIE: Osc	cillator Fail Inter	rupt Enable b	pit			
	1 = Enabled						
hit G		aratar Intarrunt	Enabla bit				
DILO	1 - Enabled						
	0 = Disabled						
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	EEIE: Interrup	ot Enable bit					
	1 = Enabled						
	0 = Disabled						
bit 3	BCL1IE: MSS	SP1 Bus Collisi	on Interrupt E	nable bit			
	1 = Enabled						
hit 0			Dataat Intarru	nt Enchla hit			
DIL 2	1 - Enabled	1/LOw-vollage		pt Enable bit			
	0 = Disabled						
bit 1	TMR3IE: TM	R3 Overflow Int	errupt Enable	e bit			
	1 = Enabled						
	0 = Disabled						
bit 0	CCP2IE: ECO	CP2 Interrupt E	nable bit				
	1 = Enabled						
	v = Disabled						

### REGISTER 10-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

#### REGISTER 10-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	SSP2IE: MSS	SP2 Interrupt E	nable bit				
	1 = Enables 0 = Disables	the MSSP2 inte the MSSP2 int	errupt errupt				
bit 6	BCL2IE: MSS	SP2 Bus Collisi	on Interrupt E	Enable bit			
	1 = Enabled						
1.5.5	0 = Disabled		–				
DIT 5	RC2IE: EUSA	ARI2 Receive I	nterrupt Ena	DIE DIT			
	1 = Enabled 0 = Disabled						
bit 4	TX2IE: EUSA	RT2 Transmit	Interrupt Ena	ble bit			
	1 = Enabled						
	0 = Disabled						
bit 3	TMR4IE: TM	R4 to PR4 Mate	ch Interrupt E	nable bit			
	1 = Enabled						
bit 2	CCP5IF: CCF	P5 Interrupt En	able bit				
5112	1 = Enabled	o intorrupt En					
	0 = Disabled						
bit 1	CCP4IE: CCF	P4 Interrupt En	able bit				
	1 = Enabled						
	0 = Disabled						
bit 0	CCP3IE: EC(	CP3 Interrupt E	nable bit				
	⊥ = Enabled 0 = Disabled						

## 10.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

### REGISTER 10-13: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	SBOREN	—	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit
	<ul> <li>1 = Enable priority levels on interrupts</li> <li>0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)</li> </ul>
bit 6	SBOREN: Software BOR Enable bit
	For details of bit operation and Reset state, see Register 4-1.
bit 5	Unimplemented: Read as '0'
bit 4	RI: RESET Instruction Flag bit
	For details of bit operation, see Register 4-1.
bit 3	TO: Watchdog Timer Time-out Flag bit
	For details of bit operation, see Register 4-1.
bit 2	PD: Power-Down Detection Flag bit
	For details of bit operation, see Register 4-1.
bit 1	POR: Power-on Reset Status bit
	For details of bit operation, see Register 4-1.
bit 0	BOR: Brown-out Reset Status bit
	For details of bit operation, see Register 4-1.

Pin Name	Eunction	TRIS	10		Description		
Fill Naille	Function	Setting	1/0	NO Type	Description		
RC0/T1OSO/T13CKI	RC0	0	0	DIG	LATC<0> data output.		
		1	Ι	ST	PORTC<0> data input.		
	T1OSO	x	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.		
	T13CKI	1	Ι	ST	Timer1/Timer3 counter input.		
RC1/T1OSI/	RC1	0	0	DIG	LATC<1> data output.		
ECCP2/P2A		1	Ι	ST	PORTC<1> data input.		
	T1OSI	х	I	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.		
	ECCP2 <sup>(1)</sup>	0	0	DIG	ECCP2 compare output and ECCP2 PWM output. Takes priority over port data.		
		1	Ι	ST	ECCP2 capture input.		
	P2A <sup>(1)</sup>	0	0	DIG	ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.		
RC2/ECCP1/P1A	RC2	0	0	DIG	LATC<2> data output.		
		1	Ι	ST	PORTC<2> data input.		
	ECCP1 0		0	DIG	ECCP1 compare output and ECCP1 PWM output. Takes priority over port data.		
		1	Ι	ST	ECCP1 capture input.		
	P1A	0	0	DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.		
RC3/SCK1/SCL1	RC3	0	0	DIG	LATC<3> data output.		
		1	Ι	ST	PORTC<3> data input.		
	SCK1	0	0	DIG	SPI clock output (MSSP1 module). Takes priority over port data.		
		1	-	ST	SPI clock input (MSSP1 module).		
	SCL1	0	0	DIG	I <sup>2</sup> C <sup>™</sup> clock output (MSSP1 module). Takes priority over port data.		
		1	Ι	I <sup>2</sup> C/SMB	I <sup>2</sup> C clock input (MSSP1 module); input type depends on module setting.		
RC4/SDI1/SDA1	RC4	0	0	DIG	LATC<4> data output.		
		1	Ι	ST	PORTC<4> data input.		
	SDI1	1	Ι	ST	SPI data input (MSSP1 module).		
	SDA1	1	0	DIG	I <sup>2</sup> C data output (MSSP1 module). Takes priority over port data.		
		1	Ι	I <sup>2</sup> C/SMB	I <sup>2</sup> C data input (MSSP1 module); input type depends on module setting.		
RC5/SDO1	RC5	0	0	DIG	LATC<5> data output.		
		1	Ι	ST	PORTC<5> data input.		
	SDO1	0	0	DIG	SPI data output (MSSP1 module). Takes priority over port data.		

TABLE 11-5: PORTC FUNCTIONS

**Legend:** DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output;  $l^2C/SMB = l^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for ECCP2 when CCP2MX Configuration bit is set.

## 15.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 15-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 15-2.

The Timer3 module is controlled through the T3CON register (Register 15-1). It also selects the clock source options for the CCP modules (see **Section 17.1.1** "**CCP Modules and Timer Resources**" for more information).

### REGISTER 15-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

Legend:									
R = Readable b	oit	W = Writable bit	U = Unimplemented bit,	, read as '0'					
-n = Value at P	OR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	RD16: 16-Bit Read/Write Mode Enable bit								
	1 = Enables re 0 = Enables re	egister read/write of Time egister read/write of Time	er3 in one 16-bit operation er3 in two 8-bit operations						
bit 6, 3	T3CCP<2:1>:	Timer3 and Timer1 to C	CPx Enable bits						
	11 = Timer3 and Timer4 are the clock sources for ECCP1, ECCP2, ECCP3, CCP4 and CCP5 10 = Timer3 and Timer4 are the clock sources for ECCP3, CCP4 and CCP5;								
	<ul> <li>1 = Timer3 and Timer4 are the clock sources for ECCP2, ECCP3, CCP4 and CCP5;</li> <li>Timer1 and Timer2 are the clock sources for ECCP1</li> </ul>								
	00 = Timer1 and Timer2 are the clock sources for ECCP1, ECCP2, ECCP3, CCP4 and CCP5								
bit 5-4	T3CKPS<1:0>: Timer3 Input Clock Prescale Select bits								
	11 = 1:8 Prescale value								
	10 = 1:4 Prescale value								
	00 = 1:1 Prescale value								
bit 2	<b>T3SYNC:</b> Timer3 External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.)								
	When TMR3CS = 1:								
	1 = Do not synchronize external clock input								
	0 = Synchronize external Clock Input When TMR3CS = 0:								
	This bit is ignored. Timer3 uses the internal clock when TMR3CS = $0$ .								
bit 1	TMR3CS: Tim	ner3 Clock Source Select	t bit						
	1 = External c 0 = Internal c	clock input from Timer1 o lock (Fosc/4)	scillator or T13CKI (on the ris	ing edge after the first falling edge)					
bit 0	TMR3ON: Tim	ner3 On bit							
	1 = Enables T 0 = Stops Tim	ïmer3 er3							



#### 19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-15).





### 19.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the Idle state. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<5:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDAx is sampled low when SCLx goes from low-to-high.
    - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

#### 19.4.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete.

### FIGURE 19-20: REPEATED START CONDITION WAVEFORM



#### 19.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 19-26).
- b) SCLx is sampled low before SDAx is asserted low (Figure 19-27).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLxIF flag is set and
- the MSSP module is reset to its inactive state (Figure 19-26).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to '0'. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 19-28). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to '0'. If the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.





#### 20.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-10 for the timing of the Break character sequence.

20.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

#### 20.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 20.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXxIF interrupt is observed.

#### FIGURE 20-10: SEND BREAK CHARACTER SEQUENCE



#### 21.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT<2:0> are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

## 21.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
  - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

RCALL Relative Call								
Synta	x:	RCALL n	RCALL n					
Opera	ands:	-1024 ≤ n ≤	$1024 \le n \le 1023$					
Opera	ation:	(PC) + 2 → (PC) + 2 + 2	$(PC) + 2 \rightarrow TOS,$ (PC) + 2 + 2n $\rightarrow$ PC					
Status	Affected:	None						
Encod	ding:	1101	1nnn	nnn	n	nnnn		
Descr	iption:	Subroutine from the cu address (Pt stack. Ther number '2n have increr instruction, PC + 2 + 2r two-cycle ir	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction					
Words	S:	1	1					
Cycle	s:	2						
Q Cy	cle Activity:							
_	Q1	Q2	Q3	3		Q4		
	Decode	Read literal 'n' PUSH PC to stack	Proce Data	ess a	Wri	te to PC		
F	No	No	No			No		

operation

operation

Example: HERE RCALL Jump

operation

Before Instruction

operation

PC = Address (HERE) After Instruction PC = TOS = Address (Jump) Address (HERE + 2)

RES	RESET Reset							
Synta	ax:	RESET	RESET					
Oper	ands:	None						
Operation: Reset all registers and flags that are affected by a MCLR Reset.					nat are			
Status Affected: All								
Encoding: 0000 0000 1111 11				1111				
Desc	ription:	This instrue	This instruction provides a way to execute a MCLR Reset in software.					
Word	ls:	1	1					
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Start	No		No			
		reset	operat	ion op	peration			

Example:

After Instruction

Registers =	Reset Value
Flags* =	Reset Value

RESET

SUB	LW	:	Subtract W from literal					
Synta	ax:		SUBLW k					
Operands:			$0 \le k \le 2$	255	5			
Operation:		I	k – (W)	$\rightarrow$	W			
Statu	s Affected:		N, OV, C	C, I	DC, Z			
Enco	ding:		0000		1000	kkk	ck	kkkk
Desc	ription:		W is sub literal 'k'	otra '. T	acted from The result	n the is pla	eigh aced	nt-bit I in W.
Word	s:		1					
Cycle	es:		1					
QC	ycle Activity:							
	Q1		Q2		Q3			Q4
	Decode		Read		Proces	SS	V	Vrite to
		lit	ieral 'k'		Data		L	VV
Exam	nple 1:	3	SUBLW	0	2h			
	Before Instruc W C	tion = =	01h ?					
	W	=	01h					
	C Z N	= = =	1 0 0	; I	result is p	ositiv	e	
Exam	nple 2:		SUBLW 02h					
	Before Instruc	tion						
	W C	=	02h ?					
	After Instructio W C Z N	tion = 00h = 1 ; result is zero = 1 = 0						
Example 3:			SUBLW	0	2h			
	Before Instruc W C After Instructic W C Z N	tion = n = = = =	03h ? FFh 0 1	;;;	(2's comp result is r	oleme negati	nt) ve	

SUBWF	Subtra	act W	from f			
Syntax:	SUBW	Ff∤	[,d {,a}}			
Operands:	$\begin{array}{l} 0\leq f\leq\\ d\in [0,\\ a\in [0,\end{array} \end{array}$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	$(f) - (W) \rightarrow dest$					
Status Affected:	N, OV,	C, D	C, Z			
Encoding:	010	1	11da	fff	f ffff	
Description:	Subtra comple result i is store	ct W f ement s store ed bac	rom reg method ed in W. k in reg	ister 'f' ). If 'd' If 'd' is ister 'f'	(2's is '0', the '1', the result (default).	
	lf 'a' is If 'a' is GPR b	'0', th '1', th ank (o	e Acces e BSR i default).	s Bank s used	is selected. to select the	
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q	2	Q	3	Q4	
Decode	Rea registe	id er 'f'	Proc Dat	ess ta	Write to destination	
Example 1:	SUB	WF	REG,	1, 0		
Before Instruc	tion					
REG W	= 3					
C	= ?					
After Instructio	on 4					
W	= 1					
C 7	= 1	;	result is	positive	Ð	
Ň	= 0					
Example 2:	SUB	WF	REG,	0, 0		
Before Instruc	tion					
REG W C	= 2 = 2 = 2					
After Instruction	n .					
REG	= 2					
C	= 0	; I	esult is	zero		
ZN	= 1					
Example 3:	- U	WF	REG.	1.0		
Before Instruc	tion		11207	-, .		
REG	= 1					
vv C	= 2 = ?					
After Instruction	n					
REG W	= F = 2	Fh ;(	2's com	plemen	t)	
Ç	= 0	; I	esult is	negativ	'e	
∠ N	= 0 = 1					

MOVSS	Move Indexed to Indexed				
Syntax:	MOVSS [z <sub>s</sub> ], [z <sub>d</sub> ]				
Operands:	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq z_d \leq 127 \end{array}$				
Operation:	$((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (dest.)	111010111zzzzzzzs1111xxxxxzzzzzzzd				
Description	The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' $z_s$ ' or ' $z_d$ ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the				
	If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP.				
Words:	2				
Cycles:	2				
Q Cycle Activity:					

,		_		
Q C	ycle Activity:			
	Q1	Q2	Q3	
	Decode	Determine	Determine	

	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Q4 Read

Example:	MOVSS	[05h],	[06h]
Before Instruction	on		
FSR2	=	80h	
Contents of 85h Contents	=	33h	
of 86h	=	11h	
After Instruction			
FSR2	=	80h	
Contents of 85h	=	33h	
of 86h	=	33h	

PUSHL Store Literal at FSR2, Decrement FSR						
Syntax:	PUSHL k					
Operands:	$0 \le k \le 255$					
Operation:	$k \rightarrow$ (FSR2), FSR2 – 1 $\rightarrow$ FSR2					
Status Affected: None						
Encoding:	1111 3	L010	kkkk	kkkk		
Description.	memory address specified by FSR2. FSR2 is decremented by 1 after the operation.					
	This instruction allows users to push values onto a software stack.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read 'k' Process Write data destination					
Example:	PUSHL 08	3h				
Refore Instruction						

Before Instruction FSR2H:FSR2L Memory (01ECh)	= =	01ECh 00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h

FIGURE 28-1: PIC18F8722 DEVICE FAMILY VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)



#### FIGURE 28-2: PIC18F8722 DEVICE FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED)



### 28.2 DC Characteristics: Power-Down and Supply Current PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended) PIC18LF6X27/6X22/8X27/8X22 (Industrial) (Continued)

PIC18LF6X27/6X22/8X27/8X22 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC18F6) (Indus	<b>X27/6X22/8X27/8X22</b> strial, Extended)	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $					
Param No.	Device	Тур	Max	Units		Conditi	ons
	Module Differential Currents (2	Alwdt, $\Delta$	Ibor, $\Delta I$	LVD, ∆lo	SCB, ∆IAD)		
D022	Watchdog Timer	1.5	2.2	μΑ	-40°C		
$(\Delta I W D T)$		1.6	2.2	μA	+25°C	VDD = 2.0V	
		1.7	2.3	μΑ	+85°C		
		2.3	3.5	μΑ	-40°C		
		2.4	3.5	μΑ	+25°C	VDD = 3.0V	
		3.4	3.5	μΑ	+85°C		
		4.8	7.5	μΑ	-40°C		
		6.0	7.5	μΑ	+25°C	Vpp = 5.0V	
		6.1	7.8	μA	+85°C	VDD = 0.0V	
		8	10	μA	+125°C		
D022A	Brown-out Reset <sup>(4)</sup>	4.2	50	μΑ	-40°C to +85°C	VDD = 3.0V	
$(\Delta IBOR)$		48	55	μΑ	-40°C to +85°C	C VDD = 5.0V	
		66	55	μΑ	-40°C to +125°C		
		0	2.4	μΑ	-40°C to +85°C		Sleep mode,
		0	6.0	μA	-40°C to +125°C		BOREN<1:0> = 10
D022B	High/Low-Voltage Detect <sup>(4)</sup>	2.7	38	μA	-40°C to +85°C	VDD = 2.0V	
(ΔILVD)		30	40	μΑ	-40°C to +85°C	VDD = 3.0V	
		35	45	μA	-40°C to +85°C	VDD = 5.0V	
		36	45	μA	-40°C to +125°C		
D025	Timer1 Oscillator	4.5	9	μA	-40°C(3)		
(AIOSCB)		.9	1.7	μΑ	-10°C	VDD = 2.0V	32 kHz on Timer1
		.9	2.2	μΑ	+25°C		
		.9	2.2	μΑ	+85°C		
		4.8	10	μΑ	-40°C(3)		
		1	1.8	μΑ	-10°C	VDD = 3.0V	32 kHz on Timer1
		1	2.3	μA	+25°C		
		1	2.3	μA	+85°C		
		6	11	μΑ	-40°C(3)		
		1.6	6	μΑ	-10°C	VDD = 5.0V	32 kHz on Timer1
		1.6	6	μA	+25°C		
		1.6	6	μΑ	+85°C		

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0. When operation will always be above -10°C, then the low-power Timer1 oscillator may be selected.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.