

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	70
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3936 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf8527t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.0 OSCILLATOR CONFIGURATIONS

## 2.1 Oscillator Types

The PIC18F8722 family of devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC<3:0>, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6

## 2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

### FIGURE 2-1:

### CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



### TABLE 2-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Typical Capacitor Values Used:					
Mode	Freq	OSC1	OSC2		
XT 3.58 MHz 22 pF 22 pF					
Or a site was hard and fan de siene weiden as such					

### Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588 PIC<sup>®</sup> Microcontroller Oscillator Design Guide
- AN826 Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices
- AN849 Basic PIC<sup>®</sup> Oscillator Design
- AN943 Practical PIC<sup>®</sup> Oscillator Analysis and Design
- AN949 Making Your Oscillator Work

See the notes following Table 2-2 for additional information.

When using resonators with frequencies Note: above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor may be placed between the OSC2 pin and the resonator. good starting point, As а the recommended value of Rs is 330Ω.

## 2.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI\_IDLE mode is selected, the configured oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin in crystal oscillator modes) will stop oscillating.

In secondary clock modes (SEC\_RUN and SEC\_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC\_RUN and RC\_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the powermanaged mode (see Section 25.2 "Watchdog Timer (WDT)" and Section 25.4 "Fail-Safe Clock Monitor" for more information). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output. The INTOSC output is also enabled for Two-Speed Start-up at 1 MHz after Resets and when configured for wake from Sleep mode.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a realtime clock. Other features may be operating that do not require a device clock source (i.e., SSP slave, PSP, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 28.2 "DC Characteristics".

## 2.9 Power-up Delays

Power-up delays are controlled by two or three timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT) which provides a fixed delay on power-up (parameter 33, Table 28-12). It is enabled by clearing (= 0) the PWRTEN Configuration bit (CONFIG2L<0>).

## 2.9.1 DELAYS FOR POWER-UP AND RETURN TO PRIMARY CLOCK

The second timer is the Oscillator Start-up Timer (OST), intended to delay execution until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, a third timer delays execution for an additional 2 ms following the HS mode OST delay, so the PLL can lock to the incoming clock frequency. At the end of these delays, the OSTS bit (OSCCON<3>) is set.

There is a delay of interval TCSD (parameter 38, Table 28-12), once execution is allowed to start, when the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

OSC Mode	OSC1 Pin	OSC2 Pin	
RC, INTIO1	Floating, external resistor pulls high	At logic low (clock/4 output)	
RCIO	Floating, external resistor pulls high	Configured as PORTA, bit 6	
INTIO2	Configured as PORTA, bit 7	Configured as PORTA, bit 6	
ECIO	Floating, driven by external clock	Configured as PORTA, bit 6	
EC	Floating, driven by external clock	At logic low (clock/4 output)	
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level	

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

**Note:** See Table 4-2 in **Section 4.0** "**Reset**" for time-outs due to Sleep and MCLR Reset.

## 8.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM regardless of the state of the code-protect Configuration bit. Refer to **Section 25.0 "Special Features of the CPU"** for additional information.

## 8.7 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

## 8.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 8-3.

Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See specification D124.

EXAMPLE 8-3:	DATA EEPROM REFRESH ROUTINE

\_ \_ \_ \_ \_

	CLRF	EEADR	;	Start at address 0
	CLRF	EEADRH	;	
	BCF	EECON1, CFGS	;	Set for memory
	BCF	EECON1, EEPGD	;	Set for Data EEPROM
	BCF	INTCON, GIE	;	Disable interrupts
	BSF	EECON1, WREN	;	Enable writes
Loop			;	Loop to refresh array
	BSF	EECON1, RD	;	Read current address
	MOVLW	55h	;	
	MOVWF	EECON2	;	Write 55h
	MOVLW	0AAh	;	
	MOVWF	EECON2	;	Write OAAh
	BSF	EECON1, WR	;	Set WR bit to begin write
	BTFSC	EECON1, WR	;	Wait for write to complete
	BRA	\$-2		
	INCFSZ	EEADR, F	;	Increment address
	BRA	LOOP	;	Not zero, do it again
	INCFSZ	EEADRH, F	;	Increment the high address
	BRA	LOOP	;	Not zero, do it again
	BCF	EECON1, WREN	;	Disable writes
	BSF	INTCON, GIE	;	Enable interrupts

## 10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

## REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit
	1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred
bit 6	ADIF: A/D Converter Interrupt Flag bit
DILO	
	<ul> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> </ul>
bit 5	RC1IF: EUSART1 Receive Interrupt Flag bit
	<ul> <li>1 = The EUSART1 receive buffer, RCREG1, is full (cleared when RCREG1 is read)</li> <li>0 = The EUSART1 receive buffer is empty</li> </ul>
bit 4	TX1IF: EUSART1 Transmit Interrupt Flag bit
	<ul> <li>1 = The EUSART1 transmit buffer, TXREG1, is empty (cleared when TXREG1 is written)</li> <li>0 = The EUSART1 transmit buffer is full</li> </ul>
bit 3	SSP1IF: MSSP1 Interrupt Flag bit
	<ul> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> </ul>
bit 2	CCP1IF: ECCP1 Interrupt Flag bit
	Capture mode:
	<ul> <li>1 = A TMR1/TMR3 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1/TMR3 register capture occurred</li> </ul>
	Compare mode:
	1 = A TMR1/TMR3 register compare match occurred (must be cleared in software)
	0 = No TMR1/TMR3 register compare match occurred
	<u>PWM mode:</u> Unused in this mode.
h 14 d	
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	<ul> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> <li>0 = No TMR2 to PR2 match occurred</li> </ul>
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	1 = TMR1 register overflowed (must be cleared in software)
	0 = TMR1 register did not overflow

## 11.8 PORTH, LATH and TRISH Registers

Note:	PORTH	is	available	only	on
	PIC18F8527/8622/8627/8722 devices.				

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding Data Direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATH) is also memory mapped. Read-modify-write operations on the LATH register, read and write the latched output value for PORTH.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a Power-on Reset, these pins are	
	configured as digital inputs.	

When the external memory interface is enabled, four of the PORTH pins function as the high-order address lines for the interface. The address output from the interface takes priority over other digital I/O. The corresponding TRISH bits are also overridden.

EXAMPLE 11-8:	INITIALIZING PORTH

CLRF	PORTH	;	Initialize PORTH by
		;	clearing output
		;	data latches
CLRF	LATH	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	0CFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISH	;	Set RH3:RH0 as inputs
		;	RH5:RH4 as outputs
		;	RH7:RH6 as inputs





## 19.4.6.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I<sup>2</sup>C operation. See **Section 19.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPxBUF with the slave address to transmit.
- 4. Address is shifted out the SDAx pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 7. The user loads the SSPxBUF with eight bits of data.
- 8. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

#### 20.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line, while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 20-8) and asynchronously, if the device is in Sleep mode (Figure 20-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RXx line following the wake-up event. At this point, the EUSART module is inactive and returns to normal operation. This signals to the user that the Sync Break event is over.

#### 20.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false end-ofcharacter and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

#### 20.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an inactive state. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

#### **FIGURE 20-8:** AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION a1 a2 a3 a4 OSC1 Bit set by user -Auto-Cleared WUE bit<sup>(1)</sup> RXx/DTx Line ÷. RCxIF Cleared due to user read of RCREGx Note 1: The EUSART remains inactive while the WUE bit is set.

## **FIGURE 20-9:**

## AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



## 21.8 Use of the ECCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the ECCP2 module. This requires that the CCP2M<3:0> bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time <u>selected</u> before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60
PIE2	OSCFIE	CMIE	—	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60
ADRESH	A/D Result	Register Hig	jh Byte						59
ADRESL	A/D Result	Register Lov	w Byte						59
ADCON0	_	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	59
ADCON1	_	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	59
ADCON2	ADFM	—	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	59
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	60
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	60
TRISH <sup>(2)</sup>	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	60

 TABLE 21-2:
 REGISTERS ASSOCIATED WITH A/D OPERATION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

**Note 1:** PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

2: These registers are not implemented on 64-pin devices.

## REGISTER 25-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1
MCLRE	—	—	—	—	LPT1OSC	ECCPMX <sup>(1)</sup>	CCP2MX
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	MCLRE: MCLR Pin Enable bit
	1 = MCLR pin enabled; RG5 input pin disabled
	0 = RG5 input pin enabled; MCLR disabled
bit 6-3	Unimplemented: Read as '0'
bit 2	LPT1OSC: Low-Power Timer1 Oscillator Enable bit
	1 = Timer1 configured for low-power operation
	0 = Timer1 configured for higher power operation
bit 1	ECCPMX: ECCP MUX bit <sup>(1)</sup>
	1 = ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively
	0 = ECCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively
bit 0	CCP2MX: CCP2 MUX bit
	1 = ECCP2 input/output is multiplexed with RC1
	0 = ECCP2 input/output is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode <sup>(1)</sup> . ECCP2 is multiplexed with RE7 in Microcontroller mode.

Note 1: This feature is only available on PIC18F8527/8622/8627/8722 devices.

## REGISTER 25-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

R/C-1		R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1
CP7 <sup>(1</sup>	) CP6 <sup>(1)</sup>	CP5 <sup>(2)</sup>	CP5 <sup>(2)</sup>	CP3 <sup>(3)</sup>	CP2	CP1	CP0
bit 7							bit (
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, re	ad as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	CP7: Code P	Protection bit <sup>(1)</sup>					
	1 = Block 7 (	01C000-01FFF 01C000-01FFF					
bit 6	CP6: Code P	Protection bit <sup>(1)</sup>					
	•	01BFFF-01800 01BFFF-01800					
bit 5	CP5: Code P	Protection bit <sup>(2)</sup>					
		014000-017FF 014000-017FF					
bit 4	CP4: Code P	Protection bit(2)					
		010000-013FF 010000-013FF					
bit 3	CP3: Code P	Protection bit <sup>(3)</sup>					
	•	00C000-00FFF 00C000-00FFF	,	•			
bit 2	CP2: Code P	rotection bit					
		008000-00BFF 008000-00BFF					
bit 1	CP1: Code P	rotection bit					
		004000-007FF 004000-007FF					
bit 0	CP0: Code P						
				)-003FFFh) not )-003FFFh) coc		ed	
Note 1:	Unimplemented in						
2:	Unimplemented in					set.	
3:	Unimplemented in	PIC18F6527/8	3527 devices;	maintain this bi	it set.		

4: Boot block size is determined by the BBSIZ<1:0> bits in CONFIG4L.





## 25.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexor selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

## 25.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events. For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 25.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new powermanaged mode is selected, the primary clock is disabled.

ADD W to f

 $\begin{array}{l} 0 \leq f \leq 255 \\ d \, \in \, [0,1] \end{array}$ 

 $a \in [0,1]$ 

ADDWF f {,d {,a}}

## 26.1.1 STANDARD INSTRUCTION SET

ADDLW	ADD Litera	al to W				ADDWF
Syntax:	ADDLW	k				Syntax:
Operands:	$0 \le k \le 255$					Operands:
Operation:	$(W) + k \rightarrow V$	N				
Status Affected:	N, OV, C, D	0C, Z				Operation:
Encoding:	0000	1111	kk}	ck	kkkk	Status Affected:
Description:	The conten 8-bit literal W.					Encoding: Description:
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3			Q4	
Decode	Read literal 'k'	Proces Data		N	/rite to W	
<u>Example:</u> Before Instruc W = After Instructio	tion 10h	.5h				
W =	25h					Words:
						Cycles:
						Q Cycle Activity:
						Q1
						Decode
						Example:
						Before Instructio W = REG = After Instruction
						W

Operation:	$(W) + (f) \rightarrow$	(W) + (f) $\rightarrow$ dest						
Status Affected:	N, OV, C, [	N, OV, C, DC, Z						
Encoding:	Encoding: 0010 01da ffff ff							
Description:	result is sto	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).						
	If 'a' is '0', ' If 'a' is '1', ' GPR bank	the BSR i	is used					
	set is enab in Indexed mode when Section 26 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	3		Q4			
Decode	Read register 'f'	Proce Data			/rite to stination			
Example:	ADDWF	REG,	0, 0					
Before Instruc W REG After Instructio	= 17h = 0C2h							
W REG	= 0D9h = 0C2h							

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

CLRF	Clear f				
Syntax:	CLRF f{,	a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$				
Status Affected:	Z				
Encoding:	0110	101a	ffff	ffff	
Description:	Clears the register.	contents	of the spe	cified	
	If 'a' is '0', ' If 'a' is '1', ' GPR bank	the BSR i	s used to		
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	1	Q4	
Decode	Read	Proce		Write	
	register 'f'	Data	a reg	gister 'f'	
Example: CLRF FLAG_REG,1					
Before Instruc FLAG_RI After Instructic FLAG_RI	EG = 54 m				

CLR	WDT	Clear Wat	Clear Watchdog Timer					
Synt	ax:	CLRWDT						
Oper	ands:	None						
Operation: 000h $\rightarrow$ WDT, 000h $\rightarrow$ WDT postscaler, 1 $\rightarrow$ TO, 1 $\rightarrow$ PD								
Statu	is Affected:	TO, PD						
Enco	oding:	0000	0000	0000	) (	0100		
Desc	ription:	CLRWDT in Watchdog scaler of th PD, are se	Timer. It and the WDT. S	also res	ets th	_ '		
Word	ds:	1	1					
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3	3	C	<u>)</u> 4		
	Decode	No operation	Process No Data operation			-		
<u>Exar</u>	nple:	CLRWDT						
	Before Instruction							

Before Instruction		
WDT Counter	=	?
After Instruction		
WDT Counter	=	00h
WDT Postscaler	=	0
TO	=	1
PD	=	1

MULLW	Multiply Li	Multiply Literal with W					
Syntax:	MULLW	k					
Operands:	$0 \le k \le 255$	5					
Operation:	(W) x k $\rightarrow$	PRODH:PROI	DL				
Status Affected:	None						
Encoding:	0000	1101 kkl	kk kkkk				
Description:	out betwee 8-bit literal placed in P	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte.					
	W is uncha	inged.					
	None of the	None of the status flags are affected.					
	possible in	Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected.					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL				
Example:	MULLW	0C4h					
Before Instruc							
W PRODH PRODL	= E2 = ? = ?	2h					
After Instructio W PRODH PRODL	on = E2 = AI = 08	Dh					

MULWF	Multiply W	with f			
Syntax:	MULWF f	{,a}			
Operands:	$0 \leq f \leq 255$				
<b>.</b> .	a ∈ [0,1]				
Operation:	$(W) \ge (f) \to F$	PRODH:F	PRODL		
Status Affected:	None				
Encoding:	0000	001a	ffff		
Description:	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result i stored in the PRODH:PRODL register pair. PRODH contains the high byte. Bot W and 'f' are unchanged.				
	None of the	status fla	gs are a	affected.	
	Note that nei possible in th possible but	nis opera	tion. A		
	If 'a' is '0', th 'a' is '1', the GPR bank (c	BSR is u			
	If 'a' is '0' and is enabled, the Indexed Liter whenever f ≤ Section 26.2 Bit-Oriented Literal Offset	nis instru ral Offset 95 (5Fh 2.3 "Byte I Instruc	ction op t Addres ). See <b>e-Orien</b> <b>tions ir</b>	berates in ssing mode ted and Indexed	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	-	Q4	
Decode	Read register 'f'	Proc Da		Write registers PRODH: PRODL	
Example:	MULWF	REG,	1		
Before Instru					
W REG PRODH PRODL	= B   = ?	:4h 5h			

= = =

C4h B5h 8Ah 94h

After Instruction

W REG PRODH PRODL

## 26.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F8722 family of devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are enabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 26-3. Detailed descriptions are provided in **Section 26.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 26-1 (page 322) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

## 26.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM<sup>™</sup> Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status
		Description		MSb		LSb Affected		
ADDFSR	f, k	Add Literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add Literal to FSR2 and Return	2	1110	1000	11kk	kkkk	None
CALLW		Call Subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z <sub>s</sub> , f <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z <sub>s</sub> , z <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None
		z <sub>d</sub> (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store Literal at FSR2,	1	1110	1010	kkkk	kkkk	None
		Decrement FSR2						
SUBFSR	f, k	Subtract Literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract Literal from FSR2 and	2	1110	1001	11kk	kkkk	None
		Return						

## TABLE 26-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

### 26.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling the PIC18 instruction set exten-							
	sion may cause legacy applications to							
	behave erratically or fail entirely.							

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 5.5.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward-compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

## 26.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument 'f' in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled), when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument 'd' functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option,  $/_{Y}$ , or the PE directive in the source listing.

## 26.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F8722 family, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

## 26.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB<sup>®</sup> IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F8722 family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- A command line option
- A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only		
F11	Fsys	On-Chip VCO System Frequency	16	—	40	MHz	HS mode only		
F12	t <sub>rc</sub>	PLL Start-up Time (Lock Time)	_	—	2	ms			
F13	∆CLK	CLKO Stability (Jitter)	-2	—	+2	%			

TABLE 28-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

# TABLE 28-8:AC CHARACTERISTICS: INTERNAL RC ACCURACYPIC18F6X27/6X22/8X27/8X22 (INDUSTRIAL, EXTENDED)PIC18LF6X27/6X22/8X27/8X22 (INDUSTRIAL)

	F6X27/6X22/8X27/8X22 ustrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Device	Min	Тур	Max	Units	Conditions			
	INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz <sup>(1)</sup>								
	PIC18LF6X27/6X22/8X27/8X22	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V		
		-5	+/-1	5	%	-40°C to +85°C	VDD = 2.7-3.3V		
	PIC18F6X27/6X22/8X27/8X22	-2	+/-1	2	%	+25°C	VDD = 4.5-5.5V		
		-5	+/-1	5	%	-40°C to +85°C	VDD = 4.5-5.5V		
	INTRC Accuracy @ Freq = 31 kHz								
	PIC18LF6X27/6X22/8X27/8X22	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V		
	PIC18F6X27/6X22/8X27/8X22	26.562	+/-8	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V		

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.