



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	70
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3936 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf8622-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



64/80-Pin, 1-Mbit, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Power Management Features:

- Run: CPU On, Peripherals On
- Idle: CPU Off, Peripherals On
- Sleep: CPU Off, Peripherals Off
- Ultra Low 50 nA Input Leakage
- Run mode Currents Down to 25 μA Typical
- Idle mode Currents Down to 6.8 µA Typical
- Sleep mode Current Down to 120 nA Typical
- Timer1 Oscillator: 900 nA, 32 kHz, 2V
- Watchdog Timer: 1.6 μA, 2V Typical
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL) Available for Crystal and Internal Oscillators
- Internal Oscillator Block:
 - Fast wake from Sleep and Idle, 1 μs typical
 - Provides a complete range of clock speeds
 - from 31 kHz to 32 MHz when used with PLL
- User-tunable to compensate for frequency drift
- Secondary oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops

Peripheral Highlights:

- High-Current Sink/Source 25 mA/25 mA
- Three Programmable External Interrupts
- Four Input Change Interrupts
- Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):
 - One, two or four PWM outputs
 - Programmable dead time
 - Auto-shutdown and auto-restart

Peripheral Highlights (Continued):

- Up to 2 Capture/Compare/PWM (CCP) modules, one with Auto-Shutdown (28-pin devices)
- Master Synchronous Serial Port (MSSP) module Supporting 3-Wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- Enhanced Addressable USART module:
 - Supports RS-485, RS-232 and LIN/J2602
 - RS-232 operation using internal oscillator block (no external crystal required)
- 10-Bit, up to 13-Channel Analog-to-Digital (A/D) Converter module:
 - Conversion available during Sleep
- Dual Analog Comparators with Input Multiplexing
- Programmable 16-Level High/Low-Voltage Detection (HLVD) module

Special Microcontroller Features:

- C Compiler Optimized Architecture
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: 100 Years Typical
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
 - Programmable period from 4 ms to 131s
- Single-Supply 5V In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Wide Operating Voltage Range: 2.0V to 5.5V
- Programmable Brown-out Reset (BOR) with Software Enable Option

	Prog	Program Memory		Data Memory		10-Bit CCP			MSSP			tors	it s	Bus
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	A/D (ch)	D ECCP		SPI	Master I ² C™	EUSAR	Comparators	Timers 8/16-Bit	External
PIC18F6527	48K	24576	3936	1024	54	12	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F6622	64K	32768	3936	1024	54	12	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F6627	96K	49152	3936	1024	54	12	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F6722	128K	65536	3936	1024	54	12	2/3	2	Y	Y	2	2	2/3	Ν
PIC18F8527	48K	24576	3936	1024	70	16	2/3	2	Y	Y	2	2	2/3	Y
PIC18F8622	64K	32768	3936	1024	70	16	2/3	2	Y	Y	2	2	2/3	Y
PIC18F8627	96K	49152	3936	1024	70	16	2/3	2	Y	Y	2	2	2/3	Y
PIC18F8722	128K	65536	3936	1024	70	16	2/3	2	Y	Y	2	2	2/3	Y

Din Nama	Pin Number	Pin	Buffer	Deserintion				
Pin Name	TQFP	Туре	Туре	Description				
				PORTE is a bidirectional I/O port.				
RE0/AD8/RD/P2D RE0 AD8 RD P2D	4	I/O I/O I O	ST TTL TTL —	Digital I/O. External memory address/data 8. Read control for Parallel Slave Port. ECCP2 PWM output D.				
RE1/AD9/WR/P2C RE1 AD9 WR P2C	3	I/O I/O I O	ST TTL TTL	Digital I/O. External memory address/data 9. Write control for Parallel Slave Port. ECCP2 PWM output C.				
RE2/AD10/CS/P2B RE2 AD10 CS P2B	78	I/O I/O I O	ST TTL TTL —	Digital I/O. External memory address/data 10. Chip select control for Parallel Slave Port. ECCP2 PWM output B.				
RE3/AD11/P3C RE3 AD11 P3C ⁽⁴⁾	77	I/O I/O O	ST TTL	Digital I/O. External memory address/data 11. ECCP3 PWM output C.				
RE4/AD12/P3B RE4 AD12 P3B ⁽⁴⁾	76	I/O I/O O	ST TTL	Digital I/O. External memory address/data 12. ECCP3 PWM output B.				
RE5/AD13/P1C RE5 AD13 P1C ⁽⁴⁾	75	I/O I/O O	ST TTL	Digital I/O. External memory address/data 13. ECCP1 PWM output C.				
RE6/AD14/P1B RE6 AD14 P1B ⁽⁴⁾	74	I/O I/O O	ST TTL	Digital I/O. External memory address/data 14. ECCP1 PWM output B.				
RE7/AD15/ECCP2/P2A RE7 AD15 ECCP2 ⁽³⁾ P2A ⁽³⁾	73	I/O I/O I/O	ST TTL ST	Digital I/O. External memory address/data 15. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. ECCP2 PWM output A.				
I = Input P = Power	tt Trigger input	with CM O I ² C™	IOS levels VSMB	 CMOS compatible input or output Analog input Output I²C/SMBus input buffer aration bit, CCP2MX, is cleared (all operating modes except) 				

TABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set).

3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only).

4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).

5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)	
	LP, XT, HS			
Primary Device Clock	HSPLL	_{тсер} (1)	OSTS	
(PRI_IDLE mode)	EC, RC	10.30 ()		
	INTOSC ⁽²⁾		IOFS	
	LP, XT, HS	Tost ⁽³⁾		
T1OSC or INTRC	HSPLL	Tost + t _{rc} ⁽³⁾	OSTS	
	EC, RC	TCSD ⁽¹⁾		
	INTOSC ⁽²⁾	TIOBST ⁽⁴⁾	IOFS	
	LP, XT, HS	Tost ⁽⁴⁾		
INTOSC ⁽²⁾	HSPLL	Tost + t _{rc} ⁽³⁾	OSTS	
	EC, RC	Tcsd ⁽¹⁾		
	INTOSC ⁽²⁾	None	IOFS	
	LP, XT, HS	Tost ⁽³⁾		
None	HSPLL	Tost + t _{rc} ⁽³⁾	OSTS	
(Sleep mode)	EC, RC	Tcsd ⁽¹⁾		
	INTOSC ⁽²⁾	TIOBST ⁽⁴⁾	IOFS	

Note 1: TCSD (parameter 38, Table 28-12) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see Section 3.4 "Idle Modes").

2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies. On Reset, INTOSC defaults to 1 MHz.

3: TOST is the Oscillator Start-up Timer (parameter 32, Table 28-12). t_{rc} is the PLL Lock-out Timer (parameter F12, Table 28-7); it is also designated as TPLL.

4: Execution continues during TIOBST (parameter 39, Table 28-12), the INTOSC stabilization period.

5.1.3.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 25.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st PUSH will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st PUSH and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st PUSH and STKPTR will remain at 31. When the stack has been popped enough times to unload the stack, the next POP will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is
	not the same as a Reset, as the contents of the SFRs are not affected.

5.1.3.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	_	SP4	SP3	SP2	SP1	SP0		
bit 7							bit (
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at I	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	x = Bit is unknown		
bit 7 bit 6	1 = Stack bec 0 = Stack has STKUNF: Sta	ck Full Flag bit ame full or ove not become funck Underflow	erflowed ull or overflow Flag bit ⁽¹⁾	ed					
		lerflow occurre lerflow did not							
bit 5	Unimplemen	ted: Read as '	ʻ0'						
bit 4-0	SP<4:0>: Sta	ck Pointer Loc	ation bits						

5.3 Data Memory Organization

Note:	The operation of some aspects of data
	memory are changed when the PIC18
	extended instruction set is enabled. See
	Section 5.5 "Data Memory and the
	Extended Instruction Set" for more
	information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; the PIC18F8722 family of devices implements all 16 banks. Figure 5-6 shows the data memory organization for the PIC18F8722 family of devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2** "Access Bank" provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-6 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.





5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

				· /
PROGRAM_MEMORY				
	BSF	EECON1,	EEPGD	; point to Flash program memory
	BCF	EECON1,	CFGS	; access Flash program memory
	BSF	EECON1,	WREN	; enable write to memory
	BCF	INTCON,	GIE	; disable interrupts
	MOVLW	55h		
Required	MOVWF	EECON2		; write 55h
Sequence	MOVLW	0AAh		
	MOVWF	EECON2		; write OAAh
	BSF	EECON1,	WR	; start program (CPU stall)
	BSF	INTCON,	GIE	; re-enable interrupts
	BCF	EECON1,	WREN	; disable write to memory

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 25.0 "Special Features of the CPU" for more detail.

6.6 Flash Program Operation During Code Protection


See Section 25.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU		—	bit 21 ⁽¹⁾	Program Me	emory Table I	Pointer Uppe	r Byte (TBLP	TR<20:16>)	57
TBPLTRH	Program Me	emory Table	Pointer H	ligh Byte (TE	BLPTR<15:8	S>)			57
TBLPTRL	Program Me	emory Table	Pointer L	ow Byte (TB	LPTR<7:0>)			57
TABLAT	Program Me	emory Table	Latch						57
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
EECON2	EEPROM C	Control Regis	ster 2 (not	a physical r	egister)				59
EECON1	EEPGD	CFGS	-	FREE	WRERR	WREN	WR	RD	59
IPR2	OSCFIP	CMIP	—	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60
PIR2	OSCFIF	CMIF	—	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60
PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60

 TABLE 6-2:
 REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: Bit 21 of TBLPTRU allows access to the device Configuration bits.



Pin Name	Function	TRIS Setting	I/O	I/O Type	Description		
RC6/TX1/CK1	RC6	0	0	DIG	LATC<6> data output.		
		1	Ι	ST	PORTC<6> data input.		
	TX1	0 O DIG Asynchronous serial transmit data output (EUSART1 module). priority over port data.					
	CK1	0	0	DIG	Synchronous serial clock output (EUSART1 module). Takes priority over port data.		
		1	Ι	ST	Synchronous serial clock input (EUSART1 module).		
RC7/RX1/DT1	RC7	0	0	DIG	LATC<7> data output.		
		1	Ι	ST	PORTC<7> data input.		
	RX1	1	Ι	ST	Asynchronous serial receive data input (EUSART1 module)		
	DT1	1	0	DIG	Synchronous serial data output (EUSART1 module). Takes priority over port data. User must configure as input.		
		1	I	ST	Synchronous serial data input (EUSART1 module). User must configure as an input.		

TABLE 11-5: PORTC FUNCTIONS (CONTINUED)

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for ECCP2 when CCP2MX Configuration bit is set.

TABLE 11-6:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTC
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	60
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	60
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	60

17.0 CAPTURE/COMPARE/PWM (CCP) MODULES

The PIC18F8722 family of devices all have a total of five CCP (Capture/Compare/PWM) modules. Two of these (CCP4 and CCP5) implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes and are discussed in this section. The other three modules (ECCP1, ECCP2, ECCP3) implement standard Capture and Compare modes, as well as Enhanced PWM modes. These are discussed in Section 18.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Each CCP/ECCP module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operations in the following sections are described with respect to CCP4, but are equally applicable to CCP5. Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules. The operations of PWM mode described in **Section 17.4** "**PWM Mode**" apply to CCP4 and CCP5 only.

Note: Throughout this section and Section 18.0 "Enhanced Capture/Compare/PWM (ECCP) Module", references to register and bit names that may be associated with a specific CCP module are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP4 or CCP5, or ECCP1, ECCP2 or ECCP3. "CCPxCON" is used throughout these sections to refer to the module control register, regardless of whether the CCP module is a standard or enhanced implementation.

REGISTER 17-1: CCPxCON: CCPx CONTROL REGISTER (CCP4 AND CCP5 MODULES)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-4	DCxB<1:0> : PWM Duty Cycle bit 1 and bit 0 for CCP Module x					
	Capture mode:					
	Unused.					
	Compare mode:					
	Unused.					
	PWM mode:					
	These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight Most Significant bits (DCx<9:2>) of the duty cycle are found in CCPRxL.					
bit 3-0	CCPxM<3:0>: CCP Module x Mode Select bits					
	0000 = Capture/Compare/PWM disabled; resets CCPx module					
	0001 = Reserved					
	0010 = Compare mode, toggle output on match; CCPxIF bit is set					
	0011 = Reserved					
	0100 = Capture mode, every falling edge					
	0101 = Capture mode, every rising edge					
	0110 = Capture mode, every 4th rising edge					
	0111 = Capture mode, every 16th rising edge					
	1000 = Compare mode, initialize CCPx pin low; on compare match, force CCPx pin high; CCPxIF bit is set					
	1001 = Compare mode, initialize CCPx pin high; on compare match, force CCPx pin low; CCPxIF bit is set					
	1010 = Compare mode, generate software interrupt on compare match; CCPxIF bit is set; CCPx pin reflects I/O state					
	1011 = Compare mode, trigger special event; CCPxIF bit is set, CCPx pin is unaffected (For the effects of the trigger, see Section 17.3.4 "Special Event Trigger".)					
	11xx = PWM mode					

21.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT<2:0> are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

21.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

R/P-1	R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1		
WAIT	BW	ABW1	ABW0	—	—	PM1	PM0		
bit 7							bit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value a	t POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkı	nown		
bit 7	WAIT: Extern	al Bus Data Wa	ait Enable bit						
				ble reads and t					
	0 = Wait sele	ections for table	e reads and ta	ble writes are o	determined by	the WAIT<1:0>	bits		
bit 6	BW: Data Bu	BW: Data Bus Width Select bit							
		ternal Bus mod							
	0 = 8-bit Exte	ernal Bus mode	e						
bit 5-4	ABW<1:0>:/	ABW<1:0>: Address Bus Width Select bits							
	11 = 20-bit a	address bus							
	10 = 16-bit a								
	01 = 12-bit a								
	00 = 8-bit a								
bit 3-2	Unimplemen	ted: Read as '	0'						
bit 1-0	PM<1:0>: Pr	ocessor Data N	lemory Mode	Select bits					
	11 = Microco	ontroller mode							
	10 = Micropr	ocessor mode ocessor with B							

REGISTER 25-4: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)⁽¹⁾

Note 1: This register is unimplemented in PIC18F6527/6622/6627/6722 devices.

REGISTER 25-15: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	_	—	—	—	SWDTEN ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented : Read as '0'
--

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit⁽¹⁾

- 1 = Watchdog Timer is on
- 0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

TABLE 25-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	56
WDTCON	—	—						SWDTEN	58

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

TABLE 26-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit:
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit:
	d = 0: store result in WREG d = 1: store result in file register f
dogt	Destination: either the WREG register or the specified register file location.
dest f	8-bit Register file address (00h to FFh), or 2-bit FSR designator (0h to 3h).
	12-bit Register file address (000h to FFFh). This is the source address.
f _s	12-bit Register file address (000h to FFFh). This is the destination address.
f _d	Global Interrupt Enable bit.
GIE	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
k	Label name.
label	The mode of the TBLPTR register for the table read and table write instructions.
mm	Only used with table read and table write instructions:
*	No Change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-Down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
S	Fast Call/Return mode select bit:
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location). 8-bit Table Latch.
TABLAT	
TO	Time-out bit. Top-of-Stack.
TOS	
u NDT	Unused or Unchanged. Watchdog Timer.
WDT	
WREG x	Working register (accumulator). Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for
	compatibility with all Microchip software tools.
Z _S	7-bit offset value for Indirect Addressing of register files (source).
z _d	7-bit offset value for Indirect Addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
\rightarrow	Assigned to.
< >	Register bit field.
E	In the set of.
italics	User-defined term (font is Courier).

INCF	SZ	Increment	Increment f, Skip if 0					
Synta	ax:	INCFSZ f	INCFSZ f {,d {,a}}					
Opera	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]					
Operation:		(f) + 1 \rightarrow de skip if resul	-					
Statu	s Affected:	None	None					
Enco	ding:	0011	11da	ffff	ffff			
Description:		incremente placed in W	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. (default)					
		If the result which is alr and a NOP it a two-cyc	eady fetch	ed is dis d instead	carded			
		If 'a' is '0', t If 'a' is '1', t GPR bank	he BSR is					
		set is enabl in Indexed mode wher Section 26 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	s:	1						
Cycle	es:		cycles if ski a 2-word i	•				
QC	cle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Process Data		Vrite to stination			
lf sk	in:	register i	Dala	ue	SIIIalion			
II OIN	Q1	Q2	Q3		Q4			
	No	No	No		No			
	operation	operation	operation	n op	eration			
lf sk	ip and followe	2	_		04			
	Q1 No	Q2 No	Q3 No		Q4 No			
	operation	operation	operation	n or	peration			
	No	No	No		No			
	operation	operation	operatio	n op	peration			
<u>Exarr</u>	n <u>ple:</u>	NZERO	INCFSZ :	CNT,	1, 0			
	Before Instruc PC	= Address	S (HERE)					
	After Instructic CNT If CNT	on = CNT + 1 = 0;	1					
	PC If CNT PC		s (ZERO) s (NZERO)				

INFSNZ Increment f, Skip if not 0								
Synta	ax:	INFSNZ f	{,d {,a}}					
Opera	ands:	$0 \le f \le 255$						
•		d ∈ [0,1]						
		a ∈ [0,1]						
Opera	ation:	(f) + 1 \rightarrow de						
		skip if resul	t ≠ 0					
Statu	s Affected:	None	None					
Enco	ding:	0100	10da ffi	ff ffff				
Desc	ription:	incremente placed in W	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).					
		instruction v discarded a	If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction.					
			he Access Bar he BSR is use (default).					
If 'a' is '0' and the extended in set is enabled, this instruction in Indexed Literal Offset Addr mode whenever $f \le 95$ (5Fh).				ction operates addressing Fh). See				
		Bit-Oriente	.2.3 "Byte-Ori d Instruction set Mode" for	s in Indexed				
Word	s:	1						
Cycle	es:		rcles if skip an a 2-word instru					
QC	ycle Activity:							
			00					
	Q1	Q2	Q3	Q4				
	Q1 Decode	Q2 Read register 'f'	Q3 Process Data	Q4 Write to destination				
lf ski	Decode	Read	Process	Write to				
lf ski	Decode	Read	Process	Write to				
lf ski	Decode	Read register 'f'	Process Data	Write to destination				
lf ski	Decode ip: Q1	Read register 'f' Q2	Process Data Q3	Write to destination Q4				
[Decode ip: Q1 No operation	Read register 'f' Q2 No	Process Data Q3 No operation	Write to destination Q4 No				
[Decode ip: Q1 No operation	Read register 'f' Q2 No operation	Process Data Q3 No operation	Write to destination Q4 No				
[Decode ip: 	Read register 'f' Q2 No operation d by 2-word ins Q2 No	Process Data Q3 No operation struction: Q3 No	Write to destination Q4 No operation Q4 No				
[Decode ip: 	Read register 'f' Q2 No operation d by 2-word ins Q2 No operation	Process Data Q3 No operation struction: Q3 No operation	Write to destination Q4 No operation Q4 No operation				
[Decode ip: Q1 No operation ip and follower Q1 No operation No	Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No	Process Data Q3 No operation struction: Q3 No operation No	Write to destination Q4 No operation Q4 No operation No				
[Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation	Process Data Q3 No operation struction: Q3 No operation No operation	Write to destination Q4 No operation Q4 No operation				
lf ski [Exam	Decode ip: Q1 No operation ip and follower Q1 No operation No operation	Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE ZERO NZERO	Process Data Q3 No operation struction: Q3 No operation No operation	Write to destination Q4 No operation Q4 No operation No operation				
lf ski [Exam	Decode ip: Q1 No operation ip and follower Q1 No operation No operation nple:	Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE ZERO NZERO tion	Process Data Q3 No operation struction: Q3 No operation No operation	Write to destination Q4 No operation Q4 No operation No operation				
lf ski	Decode ip: Q1 No operation ip and follower Q1 No operation No operation apple: Before Instruct	Read register 'f' Q2 No operation d by 2-word ins Q2 No operation No operation HERE ZERO NZERO tion = Address	Process Data Q3 No operation struction: Q3 No operation No operation	Write to destination Q4 No operation Q4 No operation No operation				

PC = Address (NZERO) If REG = 0; PC = Address (ZERO)

XORWF	Exclusive OR W with f				
Syntax:	XORWF	f {,d {,a}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]			
Operation:	(W) .XOR.	(f) \rightarrow dest			
Status Affected:	N, Z				
Encoding:	0001	10da ffi	f ffff		
Description:	register 'f'. in W. If 'd' is	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default).			
		he Access Bar he BSR is use (default).			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Process Data	Write to destination		
Example:	XORWF	REG, 1, 0			
Before Instruc					
REG W	= AFh = B5h				
After Instructio REG W	on = 1Ah = B5h				







TABLE 28-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param No.	Sym	Charact	eristic	Min	Тур	Max	Units	Conditions
D420		HLVD Voltage on VDD	HLVDL<3:0> = 0000	2.06	2.17	2.28	V	
		Transition High-to-Low	HLVDL<3:0> = 0001	2.12	2.23	2.34	V	
			HLVDL<3:0> = 0010	2.24	2.36	2.48	V	
			HLVDL<3:0> = 0011	2.32	2.44	2.56	V	
			HLVDL<3:0> = 0100	2.47	2.60	2.73	V	
			HLVDL<3:0> = 0101	2.65	2.79	2.93	V	
			HLVDL<3:0> = 0110	2.74	2.89	3.04	V	
			HLVDL<3:0> = 0111	2.96	3.12	3.28	V	
			HLVDL<3:0> = 1000	3.22	3.39	3.56	V	
			HLVDL<3:0> = 1001	3.37	3.55	3.73	V	
			HLVDL<3:0> = 1010	3.52	3.71	3.90	V	
			HLVDL<3:0> = 1011	3.70	3.90	4.10	V	
			HLVDL<3:0> = 1100	3.90	4.11	4.32	V	
			HLVDL<3:0> = 1101	4.11	4.33	4.55	V	
			HLVDL<3:0> = 1110	4.36	4.59	4.82	V	

Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial



Param. No	Symbol	Characteristics	Min	Тур	Max	Units
150	TadV2alL	Address Out Valid to ALE \downarrow (address setup time)	0.25 Tcy – 10).25 Tcy – 10 —		ns
151	TalL2adl	ALE \downarrow to Address Out Invalid (address hold time)	5		—	ns
155	TalL2oeL	ALE \downarrow to $\overline{OE} \downarrow$	10	0.125 Tcy	—	ns
160	TadZ2oeL	AD high-Z to $\overline{OE} \downarrow$ (bus release to \overline{OE})	0		—	ns
161	ToeH2adD	OE ↑ to AD Driven	0.125 Tcy – 5	_	—	ns
162	TadV2oeH	LS Data Valid before \overline{OE} \uparrow (data setup time)	20	_	_	ns
163	ToeH2adl	OE ↑ to Data In Invalid (data hold time)	0	_	_	ns
164	TalH2alL	ALE Pulse Width	—	Тсү	—	ns
165	ToeL2oeH	OE Pulse Width	0.5 Tcy – 5	0.5 TCY	—	ns
166	TalH2alH	ALE \uparrow to ALE \uparrow (cycle time)	—	0.25 TCY	—	ns
167	Tacc	Address Valid to Data Valid	0.75 Tcy – 25		—	ns
168	Тое	$\overline{OE}\downarrow$ to Data Valid		_	0.5 Tcy – 25	ns
169	TalL2oeH	ALE ↓ to OE ↑	0.625 Tcy – 10	_	0.625 Tcy + 10	ns
171	TalH2csL	Chip Enable Active to ALE \downarrow	0.25 Tcy – 20	_	—	ns
171A	TubL2oeH	AD Valid to Chip Enable Active		_	10	ns

TABLE 28-10:	CLKO AND I/O TIMING REQUIREMENTS	S
		<u> </u>




FIGURE 28-18: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

TABLE 28-19: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input		3 Тсү	—	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First C	lock Edge of Byte 2	1.5 Tcy + 40		ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCK	40	—	ns		
75	TDOR	SDOx Data Output Rise Time	PIC18FXXXX	—	25	ns	
		PIC18LFXXXX		_	45	ns	VDD = 2.0V
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedan	се	10	50	ns	
78	TscR	SCKx Output Rise Time	PIC18FXXXX		25	ns	
		(Master mode)	PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCKx Output Fall Time (Master mode	CKx Output Fall Time (Master mode)		25	ns	
80	TscH2doV,		PIC18FXXXX	—	50	ns	
	TscL2DoV		PIC18LFXXXX	—	100	ns	VDD = 2.0V
82	TssL2doV	SSL2DOV SDOx Data Output Valid after $\overline{SSx} \downarrow$	PIC18FXXXX	_	50	ns	
	Edge		PIC18LFXXXX	—	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge	·	1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.




TABLE 28-24: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Мах	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	PIC18 F XXXX	_	40	ns	
			PIC18LFXXXX	—	100	ns	VDD = 2.0V
121	TCKRF	Clock Out Rise Time and Fall Time	PIC18FXXXX	_	20	ns	
		(Master mode)	PIC18LFXXXX	_	50	ns	VDD = 2.0V
122	Tdtrf	Data Out Rise Time and Fall Time	PIC18FXXXX	—	20	ns	
			PIC18LFXXXX	_	50	ns	VDD = 2.0V

FIGURE 28-24: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 28-25: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE) Data Hold before CKx \downarrow (DTx hold time)	10	_	ns	
126	TCKL2DTL	Data Hold after CKx \downarrow (DTx hold time)	15		ns	