

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	70
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3936 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf8622t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.5 Device Reset Timers

The PIC18F8722 family of devices incorporates three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of the PIC18F8722 family of devices is an 11-bit counter which uses the INTRC source as the clock input. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 in Table 28-12 for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33, Table 28-12). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power-managed modes.

4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18F8722 family device operating in parallel.

Oscillator	Power-up ⁽²⁾ a	Exit from		
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode	
HSPLL	TPWRT ⁽¹⁾ + 1024 TOSC + TPLL ⁽²⁾	1024 Tosc + Tpll ⁽²⁾	1024 Tosc + Tpll ⁽²⁾	
HS, XT, LP	Tpwrt ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc	
EC, ECIO	Tpwrt ⁽¹⁾		—	
RC, RCIO	TPWRT ⁽¹⁾		—	
INTIO1, INTIO2	TPWRT ⁽¹⁾	—	—	

TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Note 1: See parameter 33, Table 28-12.

2: 2 ms is the nominal time required for the PLL to lock.

5.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).





The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remain unchanged.

5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an address pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 26.2.1** "Extended Instruction Syntax".

7.6 8-Bit Data Width Modes

In 8-Bit Data Width mode, the External Memory Bus operates only in Multiplexed mode; that is, data shares the 8 least significant bits of the address bus.

Figure 7-7 shows an example of 8-bit Multiplexed mode for PIC18F8527/8622/8627/8722 devices. This mode is used for a single 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (TCY). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 TCY (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered along with setup and hold times. The Address Latch Enable (ALE) pin indicates that the address bits A<15:0> are available on the External Memory Interface bus. The Output Enable signal (\overline{OE}) will enable one byte of program memory for a portion of the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The least significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

This generally includes basic EPROM and Flash devices. It allows table writes to byte-wide external memories.

The appropriate level of BA0 control line is strobed on the LSb of the TBLPTR.





7.6.1 8-BIT MODE TIMING

The presentation of control signals on the External Memory Bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-8 through Figure 7-11.



FIGURE 7-8: EXTERNAL BUS TIMING FOR TBLRD (MICROPROCESSOR MODE)



R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	RBPU: PORT	B Pull-up Enal	ble bit				
	1 = All PORT	B pull-ups are	disabled				
hit C		ouii-ups are ena	abled by Indiv	idual port latch	values		
DILO	1 - Interrupt	on rising edge	t o Euge Sele				
	0 = Interrupt	on falling edge					
bit 5	INTEDG1: Ex	ternal Interrupt	t 1 Edge Sele	ct bit			
	1 = Interrupt	on rising edge	-				
	0 = Interrupt	on falling edge					
bit 4	INTEDG2: Ex	ternal Interrupt	t 2 Edge Sele	ct bit			
	1 = Interrupt	on rising edge					
hit 3		ternal Interrunt	3 Edge Sele	et hit			
bit 5	1 = Interrupt	on rising edge	U Luge Delet				
	0 = Interrupt	on falling edge					
bit 2	TMROIP: TMF	R0 Overflow Int	terrupt Priority	/ bit			
	1 = High prio	rity					
	0 = Low prior	rity					
bit 1	INT3IP: IN13	External Interr	upt Priority bit	I			
	$\perp = Hign prior0 = Low prior$	rity itv					
bit 0	RBIP: RB Po	rt Change Inter	rupt Prioritv b	it			
	1 = High prio	rity	.17 .				
	0 = Low prior	ity					
Note:	Interrupt flag bits a	are set when a	n interrunt co	ndition occurs	regardless of t	he state of its	corresponding
1010.	enable bit or the gl	lobal interrupt e	enable bit. Use	er software sho	ould ensure the	appropriate int	errupt flag bits
	are clear prior to e	nabling an inte	rrupt. This fea	ature allows for	software polling	g.	

REGISTER 10-2: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER 10-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7	OSCFIF: Osc	illator Fail Inte	rrupt Flag bit								
	1 = Device of	scillator failed,	clock input ha	as changed to I	NTOSC (must	be cleared in so	oftware)				
hit C		ock operating	Flog bit								
DILO		arator interrupt	Flag bit	the cleared in	coftwara)						
	1 = Compara0 = Compara	itor input has c	ot changed	t be cleared in a	soliwale)						
bit 5	Unimplemen	ted: Read as '	0'								
bit 4	EEIF: EEPRO	DM or Flash W	rite Operation	Interrupt Flag	bit						
	1 = The write operation is complete (must be cleared in software)										
	0 = The write	operation is n	ot complete o	r has not been	started						
bit 3	BCL1IF: MSS	BCL1IF: MSSP1 Bus Collision Interrupt Flag bit									
	1 = A bus c	collision occurred while the MSSP1 module configured in I ² C [™] Master mode was									
	0 – No bus c	transmitting (must be cleared in software)									
hit 2		/I ow-Voltage	Detect Interru	nt Flag bit							
5112	1 = A low-voltage condition occurred (must be cleared in software)										
	0 = The device voltage is above the Low-Voltage Detect trip point										
bit 1	TMR3IF: TMF	R3 Overflow In	terrupt Flag b	it							
	1 = TMR3 register overflowed (must be cleared in software)										
	0 = TMR3 re	gister did not o	verflow								
bit 0	CCP2IF: ECC	CP2 Interrupt F	lag bit								
	<u>Capture mode</u>	<u>ə:</u> TMP3 register	conturo occu	rrod (must bo c	loared in coffw	(ara)					
	0 = No TMR1	1/TMR3 register	er capture occu	urred		ale)					
	Compare mod	de:	·								
	1 = A TMR1/	TMR3 register	compare mat	ch occurred (m	nust be cleared	in software)					
	0 = No TMR1	1/TMR3 registe	er compare ma	atch occurred							
	<u>PWM mode:</u>	s mode									
	Unused in this	s moue.									

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RA0/AN0	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.
		1	I	TTL	PORTA<0> data input; disabled when analog input enabled.
	AN0	1	I	ANA	A/D input channel 0. Default input configuration on POR; does not affect digital output.
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.
		1	Ι	TTL	PORTA<1> data input; disabled when analog input enabled.
	AN1	1	Ι	ANA	A/D input channel 1. Default input configuration on POR; does not affect digital output.
RA2/AN2/VREF-	RA2	0	0	DIG	LATA<2> data output; not affected by analog input.
		1	Ι	TTL	PORTA<2> data input. Disabled when analog functions enabled.
	AN2	1	Ι	ANA	A/D input channel 2. Default input configuration on POR.
	VREF-	1	Ι	ANA	Comparator voltage reference low input and A/D voltage reference low input.
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.
		1	Ι	TTL	PORTA<3> data input; disabled when analog input enabled.
F	AN3	1	I	ANA	A/D input channel 3. Default input configuration on POR.
	Vref+	1	I	ANA	Comparator voltage reference high input and A/D voltage reference high input.
RA4/T0CKI	RA4	0	0	DIG	LATA<4> data output.
		1	Ι	ST	PORTA<4> data input; default configuration on POR.
	T0CKI	x	Ι	ST	Timer0 clock input.
RA5/AN4/HLVDIN	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.
		1	Ι	TTL	PORTA<5> data input; disabled when analog input enabled.
	AN4	1	Ι	ANA	A/D input channel 4. Default configuration on POR.
	HLVDIN	1	I	ANA	High/Low-Voltage Detect external trip point input.
OSC2/CLKO/RA6	OSC2	x	0	ANA	Main oscillator feedback output connection (XT, HS, HSPLL and LP modes).
	CLKO	х	0	DIG	System cycle clock output (Fosc/4) in all oscillator modes except RC, INTIO7 and EC.
	RA6	0	0	DIG	LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only.
		1	Ι	TTL	PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only.
OSC1/CLKI/RA7	OSC1	x	Ι	ANA	Main oscillator input connection.
	CLKI	x	Ι	ANA	Main clock input connection.
	RA7	0	0	DIG	LATA<7> data output. Disabled in external oscillator modes.
		1	Ι	TTL	PORTA<7> data input. Disabled in external oscillator modes.

TABLE 11-1: PORTA FUNCTIONS

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST= Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	61
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	60
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	60
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	59

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA<7:6> and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	60
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	60
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	60
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	57
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	57

TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: Shaded cells are not used by PORTB.

18.1.3 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP modules can utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode. Additional details on timer resources are provided in Section 17.1.1 "CCP Modules and Timer Resources".

18.2 Capture and Compare Modes

With the exception of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP modules are identical in operation to that of CCP4. These are discussed in detail in Section 17.2 "Capture Mode" and Section 17.3 "Compare Mode".

18.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCPx resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPRx registers to effectively be 16-bit programmable period registers for Timer1 or Timer3.

18.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode as described in **Section 17.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode as in Tables 18-1 through 18-3.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 17.4.3 "Setup for PWM Operation" or Section 18.4.9 "Setup for PWM Operation". The latter is more generic, but will work for either single or multi-output PWM.

18.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated PxA through PxD. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the PxM<1:0> and CCPxM<3:0> bits of the CCPxCON register (CCPxCON<7:6> and CCPxCON<3:0>, respectively). For the sake of clarity, Enhanced PWM mode operation is described generically throughout this section with respect to ECCP1 and TMR2 modules. Control register names are presented in terms of ECCP1. All three Enhanced modules, as well as the two timer resources, can be used interchangeably and function identically. TMR2 or TMR4 can be selected for PWM operation by selecting the proper bits in T3CON.

Figure 18-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 TOSC).

As before, the user must manually configure the appropriate TRIS bits for output.

18.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation:

EQUATION 18-1:

PWM Period = [(PR2) + 1] • 4 • TOSC • (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H
 - Note: The Timer2 postscaler (see Section 14.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.



19.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into an inactive state (Figure 19-23).

19.4.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

19.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 19-24).

19.4.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 19-23: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 19-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



REGISTER 25-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	able bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7-5	Unimplemented: Read as '0'
bit 4-1	WDTPS<3:0>: Watchdog Timer Postscale Select bits
	1111 = 1:32,768
	1110 = 1:16,384
	1101 = 1:8,192
	1100 = 1:4,096
	1011 = 1:2,048
	1010 = 1:1,024
	1001 = 1:512
	1000 = 1:256
	0111 = 1:128
	0110 = 1:64
	0101 = 1:32
	0100 = 1:16
	0011 = 1 :8
	0010 = 1:4
	0001 = 1 :2
	0000 = 1:1
bit 0	WDTEN: Watchdog Timer Enable bit
	1 = WDT enabled
	0 = WDT disabled (control is placed on the SWDTEN bit)

25.5 Program Verification and Code Protection

The user program memory is divided into four blocks for PIC18F6527/8527 devices, five blocks for PIC18F6622/8622 devices, six blocks for PIC18F6627/ 8627 devices and eight blocks for PIC18F6722/8722 devices. One of these is a boot block of 2, 4 or 8 Kbytes. The remainder of the memory is divided into blocks on binary boundaries. Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 25-5 shows the program memory organization for 48, 64, 96 and 128-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 25-3.

FIGURE 25-5: CODE-PROTECTED PROGRAM MEMORY FOR THE PIC18F8722 FAMILY

015555	Code Memory	•	MEMORY SIZE/DEVICE						
VIEFEEN		Ī	128 Kbytes (PIC18FX722)	96 Kbytes (PIC18FX627)	64 Kbytes (PIC18FX622)	48 Kbytes (PIC18FX527)	Address Range		
							000000h		
	Unimplemented		Boot Block	Boot Block	Boot Block	Boot Block	0007FFh* o 000FFFh* o 001FFFh*		
	Read as '0'		Block 0	Block 0	Block 0	Block 0	000800h* o 001000h* o 002000h*		
							003FFFh		
							004000h		
			Block 1	Block 1	Block 1	Block 1			
							007FFFh		
200000h							008000h		
			Block 2	Block 2	Block 2	Block 2			
		1					00BFFFh		
							00C000h		
	Configuration		Block 3	Block 3	Block 3				
	Space	٦ (00FFFFh		
							010000h		
			Block 4	Block 4					
							013FFFh		
							014000h		
			Block 5	Block 5		Unimplemented			
DEEEEh					Linimplemented	Read '0's	017EEEb		
366666	II				Read '0's		018000h		
			Block 6						
			DIOCK						
				Unimplemented Read '0's			01BFFFh		
			Block 7						
							01FFFFh		

CLR	F	Clear f			
Synt	ax:	CLRF f{	a}		
Oper	rands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Ope	ration:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$			
Statu	us Affected:	Z			
Enco	oding:	0110	101a	ffff	ffff
Desc	cription:	Clears the register.	contents	of the spe	cified
		If 'a' is '0', If 'a' is '1', GPR bank	the Acces the BSR i (default).	ss Bank is s used to	selected. select the
		If 'a' is '0' a set is enab in Indexed mode when Section 26 Bit-Oriente Literal Off	and the e led, this i Literal O never f ≤ 5.2.3 "By ed Instru set Mode	ktended in nstruction ffset Addre 95 (5Fh). te-Oriente ctions in e" for deta	struction operates essing See ed and Indexed ils.
Word	ds:	1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read register 'f'	Proce Data	ass a re	Write gister 'f'
<u>Exar</u>	nple:	CLRF	FLAG_	REG,1	
	Before Instruc FLAG_RI After Instructio FLAG_RI	tion EG = 5A on EG = 00	\h)h		

CLRW	DT	Clear Wat	chdog Ti	mer		
Syntax	:	CLRWDT				
Opera	nds:	None				
Operat	ion:	$\begin{array}{l} 000h \rightarrow W\\ 000h \rightarrow W\\ 1 \rightarrow \overline{\text{TO}},\\ 1 \rightarrow \overline{\text{PD}} \end{array}$	DT, DT posts	caler,		
Status	Affected:	TO, PD				
Encodi	ing:	0000	0000	0000)	0100
Descrij	ption:	CLRWDT in Watchdog scaler of th PD, are se	struction Timer. It ne WDT. S t.	resets t also res Status b	the sets oits,	<u>the</u> post- TO and
Words	:	1				
Cycles	:	1				
Q Cyc	le Activity:					
	Q1	Q2	Q3	}		Q4
	Decode	No operation	Proce Data	ess a	оре	No eration
<u>Examp</u>	<u>le:</u>	CLRWDT				
В	efore Instruc	tion				

Before Instruction		
WDT Counter	=	?
After Instruction		
WDT Counter	=	00h
WDT Postscaler	=	0
TO	=	1
PD	=	1

26.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F8722 family of devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are enabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 26-3. Detailed descriptions are provided in **Section 26.2.2 "Extended Instruction Set"**. The opcode field descriptions in Table 26-1 (page 322) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

26.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASMTM Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemo	onic,	Description	Cyclos	16-E	Bit Instru	uction W	Vord	Status
Opera	nds	Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add Literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add Literal to FSR2 and Return	2	1110	1000	11kk	kkkk	None
CALLW		Call Subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None
		z _d (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store Literal at FSR2,	1	1110	1010	kkkk	kkkk	None
		Decrement FSR2						
SUBFSR	f, k	Subtract Literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract Literal from FSR2 and	2	1110	1001	11kk	kkkk	None
		Return						

TABLE 26-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET



28.2 DC Characteristics:

Power-Down and Supply Current PIC18F6X27/6X22/8X27/8X22 (Industrial, Extended) PIC18LF6X27/6X22/8X27/8X22 (Industrial) (Continued)

PIC18LF (Indu	6X27/6X22/8X27/8X22 strial)	Standa Operati	rd Oper	ating Co erature	onditions (unles -40°C \leq T	ss otherwise state $A \le +85^{\circ}C$ for indu	ed) strial
PIC18F6 (Indu	X27/6X22/8X27/8X22 strial, Extended)	Standa Operati	rd Oper	ating Co erature	onditions (unles -40°C ≤ T -40°C ≤ T	As otherwise state $A \le +85^{\circ}C$ for indu $A \le +125^{\circ}C$ for ext	e d) strial ended
Param No.	Device	Тур	Max	Units		Conditi	ons
	Supply Current (IDD) ⁽²⁾						
	PIC18LF6X27/6X22/8X27/8X22	200	250	μΑ	-40°C		
		210	250	μA	+25°C	VDD = 2.0V	
		228	270	μA	+85°C		
	PIC18LF6X27/6X22/8X27/8X22	300	360	μΑ	-40°C		
		324	360	μΑ	+25°C	VDD = 3.0V	Fosc = 1 MHz (RC_IDLE mode, Internal oscillator source)
		350	380	μA	+85°C		
	All devices	500	600	μΑ	-40°C		,
		520	600	μΑ	+25°C		
		550	620	μΑ	+85°C	VDD = 3.0V	
	Extended devices only	720	800	μΑ	+125°C		
	PIC18LF6X27/6X22/8X27/8X22	410	500	μΑ	-40°C		
		420	490	μΑ	+25°C	VDD = 2.0V	
		430	490	μΑ	+85°C		
	PIC18LF6X27/6X22/8X27/8X22	630	800	μΑ	-40°C		
		650	790	μΑ	+25°C	VDD = 3.0V	FOSC = 4 MHz
		690	800	μΑ	+85°C		Internal oscillator source)
	All devices	1.2	1.4	mA	-40°C		
		1.3	1.4	mA	+25°C		
		1.2	1.4	mA	+85°C	VDD = 5.0V	
	Extended devices only	1.2	1.6	mA	+125°C		

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** When operation below -10°C is expected, use T1OSC High-Power mode, where LPT1OSC (CONFIG3H<2>) = 0. When operation will always be above -10°C, then the low-power Timer1 oscillator may be selected.
- 4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		80	
Lead Pitch	е		0.50 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1		12.00 BSC	
Molded Package Length	D1		12.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

Associated Registers	
Functions	
LATA Register	
PORTA Register	
TRISA Register	135
PORTB	
Associated Pagisters	120
Functions	
LATB Register	
PORTB Register	
RB7:RB4 Interrupt-on-Change Flag	
(RBIF Bit)	
TRISB Register	
PORTC	
Associated Registers	
Functions	
LATC Register	140
PORTC Register	140
RC3/SCKy/SCLy Pin	
TRISC Bogistor	140
Functions	144
LATD Register	
PORTD Register	
TRISD Register	143
PORTE	
Analog Port Pins	
Associated Registers	
Functions	
LATE Register	146
	146
PSP Mode Select (PSPMODE Bit)	
RE2/CS PIn	
TRISE Register	
PORTF	
Associated Registers	150
Functions	
LATF Register	
LATF Register PORTF Register	
LATF Register PORTF Register TRISF Register	
LATF Register PORTF Register TRISF Register PORTG	150 150 149 149 149
LATF Register PORTF Register TRISF Register PORTG Associated Registers	
LATF Register PORTF Register TRISF Register PORTG Associated Registers Functions	
LATF Register PORTF Register TRISF Register PORTG Associated Registers Functions	150 150 149 149 149 149 153 152 151
LATF Register PORTF Register TRISF Register PORTG Associated Registers Functions LATG Register	150 150 149 149 149 149 153 152 151
LATF Register PORTF Register TRISF Register PORTG Associated Registers Functions LATG Register PORTG Register TDIOC Decision	150 150 149 149 149 149 153 152 152 151
LATF Register PORTF Register TRISF Register PORTG Associated Registers Functions LATG Register PORTG Register TRISG Register	150 150 149 149 149 153 153 152 151 151 151
LATF Register PORTF Register TRISF Register PORTG Associated Registers Functions LATG Register PORTG Register TRISG Register PORTH	150 150 149 149 149 153 153 152 151 151 151
LATF Register PORTF Register TRISF Register PORTG Associated Registers Functions LATG Register PORTG Register TRISG Register PORTH Associated Registers	150 150 149 149 149 153 153 152 151 151 151 155
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register TRISG Register PORTH Associated Registers Functions	150 150 149 149 149 149 153 152 151 151 151 155 155
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register TRISG Register PORTH Associated Registers Functions LATH Register	150 150 149 149 149 153 153 152 151 151 151 155 155 155
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register TRISG Register PORTH Associated Registers Functions LATH Register PORTH Register	150 150 149 149 149 153 152 151 151 151 155 155 155 154
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register PORTG Register PORTH Associated Registers Functions LATH Register PORTH Register PORTH Register TRISH Register	150 150 149 149 149 153 152 151 151 151 151 155 155 155 154 154 154
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register PORTG Register PORTH Associated Registers Functions LATH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTH Register	150 150 149 149 149 153 152 151 151 151 155 155 155 154 154
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register PORTG Register PORTH Associated Registers Functions LATH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTJ Associated Reaisters	150 150 149 149 149 153 152 152 151 151 151 155 155 155 154 154 154 154
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register PORTG Register PORTH Associated Registers Functions LATH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTJ Associated Registers Functions	150 150 149 149 149 149 153 152 151 151 151 155 155 155 154 154
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register PORTG Register PORTH Associated Registers Functions LATH Register PORTH Register PORTH Register PORTH Register PORTH Register PORTJ Associated Registers Functions LATL Register	150 150 149 149 149 149 153 152 151 151 151 155 155 155 155
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register PORTG Register PORTH Associated Registers Functions LATH Register PORTH Register PORTH Register PORTJ Associated Registers Functions LATJ Register PORTJ Associated Registers Functions LATJ Register PORT L Register	150 150 149 149 149 149 153 152 151 151 151 155 155 155 155
LATF Register PORTF Register PORTG Associated Registers Functions LATG Register PORTG Register PORTG Register PORTH Associated Registers Functions LATH Register PORTH Register PORTJ Register PORTJ Associated Registers Functions LATJ Register PORTJ Register PORTJ Register PORTJ Register	150 150 149 149 149 149 153 152 151 151 151 155 155 155 155

· · · · · · · · · · · · · · · · · · ·
and A/D Operation278
and EUSART Operation251
and Multiple Sleep Commands 42
and PWM Operation
and SPI Operation 213
Associated Registers 109
Clock Transitions and Status Indicators
Effects on Clock Sources
Entering
Exiting fale and Sleep Modes
by Posot
by WDT Time out
Without a Start-up Delay 48
Idle Modes 45
PRI IDI E 46
RC IDI E
SEC IDLE 46
Run Modes 42
PRI RUN 42
RC RUN 43
SEC RUN 42
Selecting 41
Sleep Mode 45
Summary (table)
Power-on Reset (POR)
Power-up Timer (PWRT)
Time-out Sequence
Power-up Delays
Power-up Timer (PWRT) 40
Prescaler
Timer2
Timer2
Timer2
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42
Timer2
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory 66
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 518
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 Two-Word 71
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 Map and Stack (diagram) 64
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 Map and Stack (diagram) 64
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 68 Map and Stack (diagram) 64 63 Microcontroller Mode 63 63
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 68 Map and Stack (diagram) 64 63 63 Microprocessor Mode 63 63 63
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 68 Map and Stack (diagram) 64 63 63 Microprocessor Mode 63 63 63 Microprocessor With Boot Block Mode 63 63
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 68 Map and Stack (diagram) 64 63 63 Microprocessor Mode 63 63 63 Program Verification and Code Protection 317
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 68 Map and Stack (diagram) 64 63 63 Microprocessor Mode 63 63 63 Program Verification and Code Protection 317 Associated Registers 318
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 68 Map and Stack (diagram) 64 63 63 Microprocessor Mode 63 63 63 Program Verification and Code Protection 317 Associated Registers 318 Program Verification and Code Protection 317 318 70
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 68 Map and Stack (diagram) 64 63 63 Microprocessor Mode 63 63 63 Program Verification and Code Protection 317 Associated Registers 318 Program Verification and Code Protection 317 Associated Registers 318 Program Memory 318 21 PSP. See Parallel Slave Port. 21
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 70 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 68 68 Map and Stack (diagram) 64 63 63 Microprocessor Mode 63 63 63 Program Verification and Code Protection 317 Associated Registers 318 Program Verification and Code Protection 317 Associated Registers 318 Programming, Device Instructions 321 PSP. See Parallel Slave Port. 21 Pulse-Width Modulation. See PWM (CCP Module) exter Mathematical Action Set PWM (CCP Module) 21
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 Map and Stack (diagram) 64 Microprocessor Mode 63 Microprocessor With Boot Block Mode 63 Reset Vector 63 Program Verification and Code Protection 317 Associated Registers 318 Programming, Device Instructions 321 PSP.See Parallel Slave Port. 918 Pulse-Width Modulation. See PWM (CCP Module) and PWM (ECCP Module).
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 Map and Stack (diagram) 64 Microprocessor Mode 63 Microprocessor With Boot Block Mode 63 Reset Vector 63 Program Verification and Code Protection 317 Associated Registers 318 Programming, Device Instructions 321 PSP. See Parallel Slave Port. 90 Pulse-Width Modulation. See PWM (CCP Module) and PWM (ECCP Module). PUSH
Timer2 193 Prescaler, Timer0 163 Prescaler, Timer2 185 PRI_IDLE Mode 46 PRI_RUN Mode 42 Program Counter 66 PCL, PCH and PCU Registers 66 PCLATH and PCLATU Registers 66 Program Memory and Extended Instruction Set 85 Code Protection 318 Extended Microcontroller Mode 63 Instructions 70 Two-Word 71 Interrupt Vector 63 Look-up Tables 68 Map and Stack (diagram) 64 Microprocessor Mode 63 Microprocessor with Boot Block Mode 63 Reset Vector 63 Program Verification and Code Protection 317 Associated Registers 318 Programming, Device Instructions 321 PSP. See Parallel Slave Port. 91 Pulse-Width Modulation. See PWM (CCP Module) 350 PUSH 350