

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	70
Program Memory Size	128KB (64K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf8722t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Din Nome	Pin Number	Pin	Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTF is a bidirectional I/O port.		
RF0/AN5 RF0 AN5	18	I/O I	ST Analog	Digital I/O. Analog input 5.		
RF1/AN6/C2OUT RF1 AN6 C2OUT	17	I/O I O	ST Analog —	Digital I/O. Analog input 6. Comparator 2 output.		
RF2/AN7/C1OUT RF2 AN7 C1OUT	16	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.		
RF3/AN8 RF3 AN8	15	I/O I	ST Analog	Digital I/O. Analog input 8.		
RF4/AN9 RF4 AN9	14	I/O I	ST Analog	Digital I/O. Analog input 9.		
RF5/AN10/CVREF RF5 AN10 CVREF	13	I/O I O	ST Analog Analog	Digital I/O. Analog input 10. Comparator reference voltage output.		
RF6/AN11 RF6 AN11	12	I/O I	ST Analog	Digital I/O. Analog input 11.		
RF7/SS1 <u>RF7</u> SS1	11	I/O I	ST TTL	Digital I/O. SPI slave select input.		
Legend:TTL = TTL compatible inputCMOS= CMOS compatible input or outputST = Schmitt Trigger input with CMOS levels Analog=Analog inputI = InputO= OutputP = Power I^2C^{TM} = I^2C/SMBus input buffer						

	DIGAGEOEDIDTIONO (OONTINUED	•
IABLE 1-3:	PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. Note

2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared.

R/W-	0 R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEI	N IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit 7					•		bit 0
Legend:							
R = Read	lable bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	IDLEN: Idle E	Enable bit					
	1 = Device e	nters an Idle m	node when a s	SLEEP instruction	on is executed		
	0 = Device e	nters Sleep mo	ode when a SI	LEEP instructio	n is executed		
bit 6-4	IRCF<2:0>:	nternal Oscilla	tor Frequency	Select bits ⁽⁵⁾			
	111 = 8 MHz	(INTOSC driv	es clock direc	tly)			
	110 = 4 MHz	:					
	101 = 2 MHz	<u>(</u> 3)					
	011 = 500 kH						
	010 = 250 kH	 					
	001 = 125 kH	Ηz			(2)		
	000 = 31 kHz	z (from either I	NTOSC/256 o	or INTRC direct	ly)(2)		
bit 3	OSTS: Oscill	ator Start-up T	me-out Status	s bit ⁽¹⁾			
	1 = Oscillato 0 = Oscillato	r Start-up Time r Start-up Time	er (OST) time- er (OST) time-	out has expire out is running;	d; primary osci primary oscilla	llator is running tor is not ready	
bit 2	IOFS: INTOS	C Frequency S	Stable bit				
	1 = INTOSC	frequency is s	table				
	0 = INTOSC	frequency is n	ot stable				
bit 1-0	SCS<1:0>: S	system Clock S	elect bits ⁽⁴⁾				
	1x = Internal	oscillator block	(
	01 = Seconda 00 = Primary	ary (Timer1) os oscillator	scillator				
Note 1:	Reset state depen	ds on state of	the IESO Con	figuration bit.			
2:	Source selected b	y the INTSRC	bit (OSCTUNI	E<7>), see text	t.		
3:	Default output free	uency of INTC	SC on Reset.	* *			
٨.	Modifying the SCS	S-1.05 hits will	cause an imm	nediate clock s	ource switch		

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

- Modifying the SCS<1:0> bits will cause an immediate clock source switch. 4:
- 5: Modifying the IRCF<3:0> bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 8.0 "Data EEPROM Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F6527 and PIC18F8527 each have 48 Kbytes of Flash memory and can store up to 24,576 single-word instructions.

The PIC18F6622 and PIC18F8622 each have 64 Kbytes of Flash memory and can store up to 32,768 single-word instructions.

The PIC18F6627 and PIC18F8627 each have 96 Kbytes of Flash memory and can store up to 49,152 single-word instructions.

The PIC18F6722 and PIC18F8722 each have 128 Kbytes of Flash memory and can store up to 65,536 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for the PIC18F8722 family of devices is shown in Figure 5-1.

5.1.1 PIC18F8527/8622/8627/8722 PROGRAM MEMORY MODES

PIC18F8527/8622/8627/8722 devices differ significantly from their PIC18 predecessors in their utilization of program memory. In addition to available on-chip Flash program memory, these controllers can also address up to 2 Mbytes of external program memory through the external memory interface. There are four distinct operating modes available to the controllers:

- Microprocessor (MP)
- Microprocessor with Boot Block (MPBB)
- Extended Microcontroller (EMC)
- Microcontroller (MC)

The program memory mode is determined by setting the two Least Significant bits of the Configuration Register 3L (CONFIG3L) as shown in Register 25-4 (see **Section 25.1 "Configuration Bits"** for additional details on the device Configuration bits).

The program memory modes operate as follows:

- The Microprocessor Mode permits access only to external program memory; the contents of the on-chip Flash memory are ignored. The 21-bit program counter permits access to a 2-Mbyte linear program memory space.
- The Microprocessor with Boot Block Mode accesses on-chip Flash memory from the boot block. Above this, external program memory is accessed all the way up to the 2-Mbyte limit. Program execution automatically switches between the two memories as required. The boot block is configurable to 1, 2 or 4 Kbytes.
- The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the physical limit of the on-chip Flash (0BFFFh for the PIC18F8527, 0FFFFh for the PIC18F8622, 17FFFh for the PIC18F8627, 1FFFFh for the PIC18F8722) causes a read of all '0's (a NOP instruction).

The Microcontroller mode is also the only operating mode available to PIC18F6527/6622/6627/6722 devices.

 The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip Flash memory; above this, the device accesses external program memory up to the 2-Mbyte program space limit. As with Boot Block mode, execution automatically switches between the two memories as required.

In all modes, the microcontroller has complete access to data RAM and EEPROM.

Figure 5-2 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 5-1.



CALL, RCAL	21				
KEIFIE, KE	Stack	evel 1		Ъ	
	Stack L	evel 31			
	Reset	Vector			
	High-Priority I	nterrunt Vector		00086	
	Tigh-Thomy T			000611	
	Low-Priority I	nterrupt Vector		0018h	
On-Chip Program Memory	On-Chip Program Memory	On-Chip Program Memory	On-Chip Program Memory		
PIC18FX527	PIC18FX622	PIC18FX627	PIC18FX722		
0C000h	0FFFh 10000h			I Isar Memory Space	
		017FFFh 018000h			
Read '0'	Read '0'	Read '0'			
				01EEEb	

TABLE 5-1: MEMORY ACCESS FOR PIC18F8527/8622/8627/8722 PROGRAM MEMORY MODES

	Inte	rnal Program Men	nory	External Program Memory			
Operating Mode	Execution From	Table Read From	Table Write To	Execution From	Table Read From	Table Write To	
Microprocessor	No Access	No Access	No Access	Yes	Yes	Yes	
Microprocessor w/ Boot Block	Yes	Yes	Yes	Yes	Yes	Yes	
Microcontroller	Yes	Yes	Yes	No Access	No Access	No Access	
Extended Microcontroller	Yes	Yes	Yes	Yes	Yes	Yes	

TABLE 5-3: REGISTER FILE SUMMARY

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	—	—	—	Top-of-Stack	Upper Byte (T	OS<20:16>)			0 0000	57, 66
TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						0000 0000	57, 66
TOSL	Top-of-Stack	Low Byte (TOS	S<7:0>)						0000 0000	57, 66
STKPTR	STKFUL ⁽⁶⁾	STKUNF ⁽⁶⁾	—	SP4	SP3	SP2	SP1	SP0	00-0 0000	57, 67
PCLATU	—	—	—	Holding Regi	ster for PC<20	:16>			0 0000	57, 66
PCLATH	Holding Regis	ster for PC<15	:8>						0000 0000	57, 66
PCL	PC Low Byte	(PC<7:0>)							0000 0000	57, 66
TBLPTRU	—	—	bit 21 ⁽⁷⁾	Program Mer	nory Table Poi	nter Upper By	te (TBLPTR<2	0:16>)	00 0000	57, 90
TBLPTRH	Program Men	nory Table Poi	nter High Byte	(TBLPTR<15	:8>)				0000 0000	57, 90
TBLPTRL	Program Men	nory Table Poi	nter Low Byte	(TBLPTR<7:0	>)				0000 0000	57, 90
TABLAT	Program Men	nory Table Late	ch						0000 0000	57, 90
PRODH	Product Regis	ster High Byte							xxxx xxxx	57, 117
PRODL	Product Regis	ster Low Byte							xxxx xxxx	57, 117
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	57, 121
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	57, 122
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	57, 123
INDF0	Uses contents	s of FSR0 to a	ddress data m	iemory – value	e of FSR0 not o	changed (not a	a physical regi	ster)	N/A	57, 82
POSTINC0	Uses contents	s of FSR0 to a	ddress data m	iemory – value	of FSR0 post	-incremented	(not a physica	register)	N/A	57, 82
POSTDEC0	Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register)							al register)	N/A	57, 82
PREINC0	Uses contents	s of FSR0 to a	ddress data m	emory – value	of FSR0 pre-	incremented (I	not a physical	register)	N/A	57, 82
PLUSW0	Uses contents value of FSR	s of FSR0 to a 0 offset by W	ddress data m	emory – value	e of FSR0 pre-	incremented (I	not a physical	register) –	N/A	57, 82
FSR0H	—	—	—	—	Indirect Data	Memory Addre	ess Pointer 0 H	ligh	0000	57, 82
FSR0L	Indirect Data	Memory Addre	ess Pointer 0 L	ow Byte					xxxx xxxx	57, 82
WREG	Working Regi	ster							xxxx xxxx	57
INDF1	Uses contents	s of FSR1 to a	ddress data m	iemory – value	e of FSR1 not o	changed (not a	a physical regi	ster)	N/A	57, 82
POSTINC1	Uses contents	s of FSR1 to a	ddress data m	iemory – value	e of FSR1 post	-incremented	(not a physica	register)	N/A	57, 82
POSTDEC1	Uses contents	s of FSR1 to a	ddress data m	iemory – value	e of FSR1 post	-decremented	(not a physica	al register)	N/A	57, 82
PREINC1	Uses contents	s of FSR1 to a	ddress data m	iemory – value	of FSR1 pre-	incremented (I	not a physical	register)	N/A	57, 82
PLUSW1	Uses contents value of FSR	s of FSR1 to a 1 offset by W	ddress data m	emory – value	e of FSR1 pre-	incremented (I	not a physical	register) –	N/A	57, 82
FSR1H	_	_	_	_	Indirect Data	Memory Addre	ess Pointer 1 H	High	0000	58, 82
FSR1L	Indirect Data	Memory Addre	ess Pointer 1 L	ow Byte					xxxx xxxx	58, 82
BSR	_	_	—	_	Bank Select F	Register			0000	58, 72
INDF2	Uses contents	s of FSR2 to a	ddress data m	emory – value	of FSR2 not	changed (not a	a physical regi	ster)	N/A	58, 82
POSTINC2	Uses contents	s of FSR2 to a	ddress data m	emory – value	e of FSR2 post	-incremented	(not a physica	register)	N/A	58, 82
POSTDEC2	Uses contents	s of FSR2 to a	ddress data m	emory – value	e of FSR2 post	-decremented	(not a physica	al register)	N/A	58, 82
PREINC2	Uses contents	s of FSR2 to a	ddress data m	emory – value	of FSR2 pre-	incremented (I	not a physical	register)	N/A	58, 82
PLUSW2	Uses contents value of FSR2	s of FSR2 to a 2 offset by W	ddress data m	emory – value	of FSR2 pre-	incremented (I	not a physical	register) –	N/A	58, 82
FSR2H	_	_	_	_	Indirect Data	Memory Addre	ess Pointer 2 I	ligh	0000	58, 82
FSR2L	Indirect Data	Memory Addre	ess Pointer 2 L	ow Byte					xxxx xxxx	58, 82

Note 1: The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, this bit reads as '0'.

2: These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; individual unimplemented bits should be interpreted as '-'.

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

4: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

5: RG5 and LATG5 are only available when Master Clear is disabled (MCLRE Configuration bit = 0); otherwise, RG5 and LATG5 read as '0'.
6: Bit 7 and Bit 6 are cleared by user software or by a POR.

7: Bit 21 of TBLPTRU allows access to the device Configuration bits.





REGISTER 18-3: ECCPxAS: ENHANCED CCP AUTO-SHUTDOWN CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPxASE	ECCPxAS2	ECCPxAS1	ECCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ECCPxASE: ECCP Auto-Shutdown Event Status bit
	0 = ECCP outputs are operating1 = A shutdown event has occurred; ECCP outputs are in shutdown state
bit 6-4	ECCPxAS<2:0>: ECCP Auto-Shutdown Source Select bits
	000 = Auto-shutdown is disabled
	001 = Comparator 1 output
	010 = Comparator 2 output
	011 = Either Comparator 1 or 2
	100 = FLI0
	101 = FLI0 or Comparator 1
	110 = FLI0 or Comparator 2
bit 3-2	PSSxAC<1:0>: Pins A and C Shutdown State Control bits
	00 = Drive pins A and C to '0'
	01 = Drive pins A and C to '1'
	1x = Pins A and C tri-state
bit 1-0	PSSxBD<1:0>: Pins B and D Shutdown State Control bits
	00 = Drive pins B and D to '0'
	01 = Drive pins B and D to '1'
	1x = Pins B and D tri-state

19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.

The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-15).





20.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-10 for the timing of the Break character sequence.

20.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

20.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 20.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXxIF interrupt is observed.

FIGURE 20-10: SEND BREAK CHARACTER SEQUENCE



21.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT<2:0> are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

21.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

REGISTER 25-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1
MCLRE	—	—	—	—	LPT1OSC	ECCPMX ⁽¹⁾	CCP2MX
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

nd RE3 respectively
and RH4 respectively
troller, Microprocessor of 7 in Microcontroller mode

Note 1: This feature is only available on PIC18F8527/8622/8627/8722 devices.

CPFSGT	Compare f	with W, Skip	if f > W		
Syntax:	CPFSGT	f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	(f) – (W), skip if (f) > ((unsigned c	(W) comparison)			
Status Affected:	None				
Encoding:	0110	010a fff	f ffff		
Description:	Compares t location 'f' to performing	he contents of o the contents an unsigned s	data memory of the W by ubtraction.		
	If the conten contents of instruction i executed in two-cycle in	If the contents of T are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.			
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).				
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
	02	03	04		
Decode	Read	Process	No		
200040	register 'f'	Data	operation		
lf skip:					
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
	a by 2-wora in: 02		04		
No	No	No	No		
operation	operation	operation	operation		
No	No	No	No		
operation	operation	operation	operation		
Example:	HERE NGREATER GREATER	CPFSGT RE : :	G, 0		
Before Instruc	tion				
PC W	= Ad = ?	dress (HERE)		
After Instructio	on NA				
PC	> vv; = Ad	dress (GREAT	FER)		
lf REG PC	≤ W; = Ad	dress (NGRE)	ATER)		

CPFSLT	Compare f	with W, Skip	if f < W	
Syntax:	CPFSLT	{,a}		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	(f) – (W), skip if (f) < (unsigned o	(W) comparison)		
Status Affected:	None			
Encoding:	0110	000a ff:	ff ffff	
Description:	Compares to location 'f' to performing	he contents of o the contents an unsigned s	data memory of W by ubtraction.	
	in the contents of 1 are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.			
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).			
Words:	1			
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				
Q Cycle Activity:	02	02	04	
Decode	Read	Process	No No	
200000	register 'f'	Data	operation	
lf skip:				
Q1	Q2	Q3	Q4	
No	No	No	No	
If skip and followe	d by 2-word in	struction:	operation	
Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	
No	No operation	No operation	No operation	
operation	operation	operation	operation	
Example:	HERE (NLESS LESS	CPFSLT REG, :	1	
Before Instruc	tion			
PC W	= Ad = ?	dress (HERE)	
After Instruction If REG PC If REG PC	 < W; = Ad ≥ W; = Ad 	dress (LESS dress (NLES)) S)	

NEGF	Negate f					
Syntax:	NEGF f	NEGF f {,a}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
Operation:	$(\overline{f}) + 1 \rightarrow f$					
Status Affected:	N, OV, C, DC, Z					
Encoding:	0110 110a ffff ffff					
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'.					
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example. NEGF REG, J

Before Instru	ction			
REG	=	0011	1010	[3Ah]
After Instruct	ion			
REG	=	1100	0110	[C6h]

NOP		No Operation						
Synta	ax:	NOP	NOP					
Oper	perands: None				None			
Oper	ation:	No operation						
Statu	s Affected:	None						
Enco	ding:	0000 0000 0000 0000 1111 xxxx xxxx xxxx						
Desc	ription:	No operati	on.					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2 Q3 Q4			Q4			
	Decode	No operation	No No operation operation			No peration		

Example:

None.

RLNCF	Rotate Lef	it f (no carry)		RRCF	Rotate Rig	ht f through	Carry	
Syntax:	RLNCF	f {,d {,a}}		Syntax:	RRCF f{	,d {,a}}		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$			
Operation:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow d$	est <n +="" 1="">, est<0></n>		Operation:	$(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$	est <n 1="" –="">, ,</n>		
Status Affected:	N, Z				$(C) \rightarrow dest$			
Encoding:	0100	01da ff	ff ffff	Encoding:	0, N, Z	00do ff	ff fff	
Description:	The conter one bit to t is placed ir stored bac If 'a' is '0', t	hts of register ' he left. If 'd' is n W. If 'd' is '1' k in register 'f' the Access Ba	f' are rotated '0', the result , the result is (default). nk is selected.	Description:	The content one bit to the flag. If 'd' is If 'd' is '1', the	ts of register ' ne right throug '0', the result the result is pla	f' are rotated h the Carry is placed in W. aced back in	
	If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction		If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction		If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates	If 'a' is '0', t If 'a' is '1', t GPR bank	he Access Ba he BSR is use (default).	nk is selected. ed to select the
	in Indexed mode when Section 26 Bit-Oriente Literal Off	Literal Offset never f ≤ 95 (5 5.2.3 "Byte-Or ed Instruction set Mode" for register f	Addressing iFh). See riented and ns in Indexed details.		If 'a' is '0' a set is enab in Indexed mode wher Section 26 Bit-Oriente Literal Offs	nd the extend led, this instru Literal Offset J never f \leq 95 (5 .2.3 "Byte-Or ed Instruction set Mode" for	ed instruction ction operates Addressing Fh). See riented and in Indexed details.	
Words:	1				→ C	→ registe	er f 🔶	
Cycles:	1							
Q Cycle Activity:				words:	1			
Q1	Q2	Q3	Q4		1			
Decode	Read register 'f'	Process Data	Write to destination	Q Cycle Activity:	Q2	Q3	Q4	
	i oglotor i	2 414	dootmation	Decode	Read	Process	Write to	
Example:	RLNCF	REG, 1,	0		register 'f'	Data	destination	
Before Instruc REG After Instructio REG	etion = 1010 1 pn = 0101 0	.011		Example: Before Instruct REG C After Instructi	RRCF ction = 1110 (= 0 on	REG, 0,	0	
				W C	= 011100 = 0)011		

Table Read (Continued)

34h 01A358h

=

TBL	RD	Table Read					
Synta	ax:	TBLRD (*;	*+; *	-; +*)			
Oper	ands:	None					
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT None					
Statu	s Affected:	None					
Enco	oding:	0000	0(000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*
Desc	ription:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used.					
		The TBLPT each byte in has a 2-Mby	R (a i the /te a	21-bit progra ddres	: pointe am me s rang	er) po emory e.	oints to v. TBLPTR
		TBLPTR<	0> =	0:Lea Pro	st Sigr gram I	nificai Memo	nt Byte of ory Word
		TBLPTR<	0> =	1:Mo Pro	st Sign gram I	ifican Nemo	t Byte of bry Word
		The TBLRD of TBLPTR	instr as fo	uction ollows	can m	nodify	the value
		 no change post-increment post-decrement pre-increment 					
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity	:					
	Q1	Q2		C	13		Q4
	Decode	No operation		N opera	o ation	op	No peration

Example 1:	TBLRD	*+	;	
Before Instruction TABLAT TBLPTR MEMORY(n 00A356h)		= = =	55h 00A356h 34h
TABLAT TBLPTR			= =	34h 00A357h
Example 2:	TBLRD	+*	;	
Before Instruction	n			
TABLAT TBLPTR MEMORY(MEMORY)	01A357h) 01A358h)		= = =	AAh 01A357h 12h 34h

After Instruction TABLAT TBLPTR

TBLRD

 $\ensuremath{\textcircled{}^{\odot}}$ 2008 Microchip Technology Inc.

No operation (Read Program Memory)

No

operation

No operation (Write TABLAT)

No

operation

TSTFSZ	Test f, Skip if 0				
Syntax:	TSTFSZ f{	[,a}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$				
Operation:	skip if f = 0				
Status Affected:	None				
Encoding:	0110	011a fff	f ffff		
Description:	If 'f' = 0, the during the c is discarded making this	e next instructio current instruct d and a NOP is a two-cycle in	on fetched ion execution executed, struction.		
	lf 'a' is '0', tl If 'a' is '1', tl GPR bank (ne Access Bar ne BSR is useo (default).	nk is selected. I to select the		
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
Q Cycle Activity:	,				
Q1	Q2	Q3	Q4		
Decode	Read	Process	No		
If ckip:	register 'f'	Data	operation		
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
If skip and followe	d by 2-word in:	struction:			
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
operation	operation	operation	operation		
operation	operation	operation	operation		
Example:	HERE 7 NZERO 3 ZERO 3	ISTFSZ CNT : :	, 1		
Before Instruc	tion				
PC	= Ad	dress (HERE)		
After Instructio	on	h			
PC	= 00 = Ad	dress (ZERO)		
If CNT PC	≠ 001 = Ad	h, dress (NZERO))		

XORLW		Exclusive	Exclusive OR Literal with W					
Syntax:		XORLW	XORLW k					
Operands:		$0 \le k \le 25$	$0 \le k \le 255$					
Operation:		(W) .XOR	(W) .XOR. $k \rightarrow W$					
Status Affected:		N, Z	N, Z					
Encoding:		0000	1010 kkł		k kkkk			
Description:		The conte the 8-bit li in W.	The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.					
Words:		1	1					
Cycles:		1	1					
Q Cycle Activity:								
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'	Process Data		Write to W			
<u>Exan</u>	<u>nple:</u>	XORLW	0AFh					
Before Instruction W = B5h After Instruction								

1Ah

=

W

© 2008 Microchip Technology Inc.



TABLE 28-18: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input		3 Тсү		ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx	20		ns		
73A	Тв2в	Last Clock Edge of Byte 1 to the First Cloc	1.5 Tcy + 40	—	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		40		ns	
75	TDOR	SDOx Data Output Rise Time	PIC18FXXXX		25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TDOF	SDOx Data Output Fall Time		_	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance		10	50	ns	
78	TscR	SCKx Output Rise Time (Master mode)	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCKx Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	PIC18FXXXX	—	50	ns	
			PIC18LFXXXX	—	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 TCY + 40		ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.

TABLE 28-26: A/D CONVERTER CHARACTERISTICS: PIC18F6X27/6X22/8X27/8X22 (INDUSTRIAL) PIC18LF6X27/6X22/8X27/8X22 (INDUSTRIAL)

Param No.	Symbol	Charac	teristic	Min	Тур	Мах	Units	Conditions	
A01	NR	Resolution	olution		_	10	bit	$\Delta VREF \ge 3.0V$	
A03	EIL	Integral Linearity	/ Error	_	_	<±1	LSb	$\Delta VREF \ge 3.0V$	
A04	Edl	Differential Linearity Error				<±1	LSb	$\Delta \text{VREF} \geq 3.0 \text{V}$	
A06	EOFF	Offset Error		_	—	< <u>+</u> 2	LSb	$\Delta VREF \ge 3.0V$	
A07	Egn	Gain Error		_	_	<±1	LSb	$\Delta VREF \ge 3.0V$	
A10	—	Monotonicity		Guaranteed ⁽¹⁾		_	$VSS \leq VAIN \leq VREF$		
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)		1.8 3	_		V V	$\begin{array}{l} VDD < 3.0V \\ VDD \geq 3.0V \end{array}$	
A21	Vrefh	Reference Voltage High		Vss	_	Vrefh	V		
A22	Vrefl	Reference Voltage Low		Vss – 0.3V	_	Vdd - 3.0V	V		
A25	VAIN	Analog Input Voltage		VREFL	_	Vrefh	V		
A30	ZAIN	Recommended I Analog Voltage S	Impedance of Source	_	_	2.5	kΩ		
A40	IAD	A/D Current from VDD	PIC18FXXXX	_	180	_	μΑ	Average current during	
			PIC18LFXXXX		90		μΑ	conversion	
A50	IREF	VREF Input Current ⁽²⁾		_	_	5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.	

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or VSS, whichever is selected as the VREFL source.



FIGURE 28-25: A/D CONVERSION TIMING

Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out	
Reset Requirements40)3
Timer0 and Timer1 External Clock	
Requirements40)4
Top-of-Stack Access6	6
TRISE Register	
PSPMODE Bit15	58
TSTFSZ	51
Two-Speed Start-up	4
IESO (CONFIG1H, Internal/External	
Oscillator Switchover Bit	99
Two-Word Instructions	
Example Cases7	′1
TXSTAx Register	
BRGH Bit25	51

W

Watchdog Timer (WDT)	
Associated Registers	313
Control Register	
During Oscillator Failure	
Programming Considerations	312
WCOL	234, 235, 236, 239
WCOL Status Flag	234, 235, 236, 239
WWW Address	439
WWW, On-Line Support	5
x	
XORLW	
XORWF	