# E. Lattice Semiconductor Corporation - LAE3-35EA-6LFN484E Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Active
Number of LABs/CLBs	4125
Number of Logic Elements/Cells	33000
Total RAM Bits	1358848
Number of I/O	295
Number of Gates	
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TJ)
Package / Case	484-BBGA
Supplier Device Package	484-FPBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lae3-35ea-6lfn484e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# LA-LatticeECP3 Automotive Family Data Sheet Architecture

#### June 2013

Advance Data Sheet DS1041

# **Architecture Overview**

Each LA-LatticeECP3 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM<sup>™</sup> Embedded Block RAM (EBR) and rows of sys-DSP<sup>™</sup> Digital Signal Processing slices, as shown in Figure 2-1. The LA-LatticeECP3 devices have two rows of DSP slices. In addition, the LA-LatticeECP3 family contains SERDES Quads on the bottom of the device.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional Unit without RAM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row.

The LA-LatticeECP3 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18Kbit fast memory blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM or ROM. In addition, LA-LatticeECP3 devices contain up to two rows of DSP slices. Each DSP slice has multipliers and adder/accumulators, which are the building blocks for complex signal processing capabilities.

The LA-LatticeECP3 devices feature up to 4 embedded 3.2Gbps SERDES (Serializer / Deserializer) channels. Each SERDES channel contains independent 8b/10b encoding / decoding, polarity adjust and elastic buffer logic. Each group of four SERDES channels, along with its Physical Coding Sub-layer (PCS) block, creates a quad. The functionality of the SERDES/PCS quads can be controlled by memory cells set during device configuration or by registers that are addressable during device operation. The registers in the quad can be programmed via the SERDES Client Interface (SCI). This quad is located at the bottom of the devices.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysl/O buffers. The sysl/O buffers of the LA-LatticeECP3 devices are arranged in seven banks, allowing the implementation of a wide variety of I/O standards. In addition, a separate I/O bank is provided for the programming interfaces. 50% of the PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. The PIC logic also includes preengineered support to aid in the implementation of high speed source synchronous standards such as XGMII, 7:1 LVDS, along with memory interfaces including DDR3.

Other blocks provided include PLLs, DLLs and configuration functions. The LA-LatticeECP3 architecture provides two Delay Locked Loops (DLLs) and up to four Phase Locked Loops (PLLs). The PLL and DLL blocks are located at the end of the EBR/DSP rows.


The configuration block that supports features such as configuration bit-stream decryption, transparent updates and dual-boot support is located toward the center of this EBR row. Every device in the LA-LatticeECP3 family supports a sysCONFIG<sup>™</sup> port located in the corner between banks one and two, which allows for serial or parallel device configuration.

In addition, every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect capability. The LA-LatticeECP3 devices use 1.2V as their core voltage.

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.







Note: There is no Bank 4 or Bank 5 in LatticeECP3 devices.

# **PFU Blocks**

The core of the LA-LatticeECP3 device consists of PFU blocks, which are provided in two forms, the PFU and PFF. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF blocks can be programmed to perform Logic, Arithmetic and ROM functions. Except where necessary, the remainder of this data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices numbered 0-3 as shown in Figure 2-2. Each slice contains two LUTs. All the interconnections to and from PFU blocks are from routing. There are 50 inputs and 23 outputs associated with each PFU block.



chain in order to better match the reference and feedback signals. This digital code from the ALU is also transmitted via the Digital Control bus (DCNTL) bus to its associated Slave Delay lines (two per DLL). The ALUHOLD input allows the user to suspend the ALU output at its current value. The UDDCNTL signal allows the user to latch the current value on the DCNTL bus.

The DLL has two clock outputs, CLKOP and CLKOS. These outputs can individually select one of the outputs from the tapped delay line. The CLKOS has optional fine delay shift and divider blocks to allow this output to be further modified, if required. The fine delay shift block allows the CLKOS output to phase shifted a further 45, 22.5 or 11.25 degrees relative to its normal position. Both the CLKOS and CLKOP outputs are available with optional duty cycle correction. Divide by two and divide by four frequencies are available at CLKOS. The LOCK output signal is asserted when the DLL is locked. Figure 2-5 shows the DLL block diagram and Table 2-5 provides a description of the DLL inputs and outputs.

The user can configure the DLL for many common functions such as time reference delay mode and clock injection removal mode. Lattice provides primitives in its design tools for these functions.




Figure 2-5. Delay Locked Loop Diagram (DLL)

 $^{\ast}$  This signal is not user accessible. This can only be used to feed the slave delay line.



#### Table 2-5. DLL Signals


Signal	I/O	Description
CLKI	I	Clock input from external pin or routing
CLKFB	I	DLL feed input from DLL output, clock net, routing or external pin
RSTN	I	Active low synchronous reset
ALUHOLD	I	Active high freezes the ALU
UDDCNTL	I	Synchronous enable signal (hold high for two cycles) from routing
CLKOP	0	The primary clock output
CLKOS	0	The secondary clock output with fine delay shift and/or division by 2 or by 4
LOCK	0	Active high phase lock indicator
INCI	I	Incremental indicator from another DLL via CIB.
GRAYI[5:0]	I	Gray-coded digital control bus from another DLL in time reference mode.
DIFF	0	Difference indicator when DCNTL is difference than the internal setting and update is needed.
INCO	0	Incremental indicator to other DLLs via CIB.
GRAYO[5:0]	0	Gray-coded digital control bus to other DLLs via CIB

LA-LatticeECP3 devices have two general DLLs and four Slave Delay lines, two per DLL. The DLLs are in the lowest EBR row and located adjacent to the EBR. Each DLL replaces one EBR block. One Slave Delay line is placed adjacent to the DLL and the duplicate Slave Delay line (in Figure 2-6) for the DLL is placed in the I/O ring between Banks 6 and 7 and Banks 2 and 3.

The outputs from the DLL and Slave Delay lines are fed to the clock distribution network.

For more information, please see TN1178, LatticeECP3 sysCLOCK PLL/DLL Design and Usage Guide.

#### Figure 2-6. Top-Level Block Diagram, High-Speed DLL and Slave Delay Line



\* This signal is not user accessible. It can only be used to feed the slave delay line.




### Secondary Clock/Control Sources

LA-LatticeECP3 devices derive eight secondary clock sources (SC0 through SC7) from six dedicated clock input pads and the rest from routing. Figure 2-13 shows the secondary clock sources. All eight secondary clock sources are defined as inputs to a per-region mux SC0-SC7. SC0-SC3 are primary for control signals (CE and/or LSR), and SC4-SC7 are for the clock.

In an actual implementation, there is some overlap to maximize routability. In addition to SC0-SC3, SC7 is also an input to the control signals (LSR or CE). SC0-SC2 are also inputs to clocks along with SC4-SC7.





Note: Clock inputs can be configured in differential or single-ended mode.

### Secondary Clock/Control Routing


Global secondary clock is a secondary clock that is distributed to all regions. The purpose of the secondary clock routing is to distribute the secondary clock sources to the secondary clock regions. Secondary clocks in the LA-LatticeECP3 devices are region-based resources. Certain EBR rows and special vertical routing channels bind the secondary clock regions. This special vertical routing channel aligns with either the left edge of the center DSP slice in the DSP row or the center of the DSP row. Figure 2-14 shows this special vertical routing channel and the 20 secondary clock regions for the LA-LatticeECP3 family of devices. All devices in the LA-LatticeECP3 family have eight secondary clock resources per region (SC0 to SC7). The same secondary clock routing can be used for control signals.



### **Edge Clock Sources**

Edge clock resources can be driven from a variety of sources at the same edge. Edge clock resources can be driven from adjacent edge clock PIOs, primary clock PIOs, PLLs, DLLs, Slave Delay and clock dividers as shown in Figure 2-18.





Notes:

1. Clock inputs can be configured in differential or single ended mode.

2. The two DLLs can also drive the two top edge clocks.

3. The top left and top right PLL can also drive the two top edge clocks.

# Edge Clock Routing


LA-LatticeECP3 devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are six edge clocks per device: two edge clocks on each of the top, left, and right edges. Different PLL and DLL outputs are routed to the two muxes on the left and right sides of the device. In addition, the CLKINDEL signal (generated from the DLL Slave Delay Line block) is routed to all the edge clock muxes on the left and right sides of the device. Figure 2-19 shows the selection muxes for these clocks.



### MMAC DSP Element


The LA-LatticeECP3 supports a MAC with two multipliers. This is called Multiply Multiply Accumulate or MMAC. In this case, the two operands, AA and AB, are multiplied and the result is added with the previous accumulated value and with the result of the multiplier operation of operands BA and BB. This accumulated value is available at the output. The user can enable the input and pipeline registers, but the output register is always enabled. The output register is used to store the accumulated value. The ALU is configured as the accumulator in the sysDSP slice. A registered overflow signal is also available. The overflow conditions are provided later in this document. Figure 2-27 shows the MMAC sysDSP element.

#### Figure 2-27. MMAC sysDSP Element









### Tristate Register Block

The tristate register block registers tri-state control signals from the core of the device before they are passed to the sysl/O buffers. The block contains a register for SDR operation and an additional register for DDR operation.

In SDR and non-gearing DDR modes, TS input feeds one of the flip-flops that then feeds the output. In DDRX2 mode, the register TS input is fed into another register that is clocked using the DQCLK0 and DQCLK1 signals. The output of this register is used as a tristate control.

### **ISI** Calibration


The setting for Inter-Symbol Interference (ISI) cancellation occurs in the output register block. ISI correction is only available in the DDRX2 modes. ISI calibration settings exist once per output register block, so each I/O in a DQS-12 group may have a different ISI calibration setting.

The ISI block extends output signals at certain times, as a function of recent signal history. So, if the output pattern consists of a long strings of 0's to long strings of 1's, there are no delays on output signals. However, if there are quick, successive transitions from 010, the block will stretch out the binary 1. This is because the long trail of 0's will cause these symbols to interfere with the logic 1. Likewise, if there are quick, successive transitions from 101, the block will stretch out the binary 0. This block is controlled by a 3-bit delay control that can be set in the DQS control logic block.

For more information about this topic, please see the list of technical documentation at the end of this data sheet.



#### Figure 2-39. SERDES/PCS Quads (LA-LatticeECP3-35)



#### Table 2-13. LA-LatticeECP3 SERDES Standard Support

Standard	Data Rate (Mbps)	Number of General/Link Width	Encoding Style
PCI Express 1.1	2500	x1, x2, x4	8b10b
Gigabit Ethernet	1250, 2500	x1	8b10b
SGMII	1250	x1	8b10b
XAUI	3125	x4	8b10b
Serial RapidIO Type I, Serial RapidIO Type II, Serial RapidIO Type III	1250, 2500, 3125	x1, x4	8b10b
CPRI-1, CPRI-2, CPRI-3, CPRI-4	614.4, 1228.8, 2457.6, 3072.0	x1	8b10b
SD-SDI (259M, 344M)	143 <sup>1</sup> , x1 177 <sup>1</sup> , 270		NRZI/Scrambled
HD-SDI (292M)	1483.5, x1 1485 x1		NRZI/Scrambled
3G-SDI (424M)	2967, 2970	x1	NRZI/Scrambled
SONET-STS-3 <sup>2</sup>	155.52	x1	N/A
SONET-STS-12 <sup>2</sup>	622.08	x1	N/A
SONET-STS-48 <sup>2</sup>	2488	x1	N/A

1. For slower rates, the SERDES are bypassed and CML signals are directly connected to the FPGA routing.

2. The SONET protocol is supported in 8-bit SERDES mode. See TN1176 Lattice ECP3 SERDES/PCS Usage Guide for more information.



# LA-LatticeECP3 Automotive Family Data Sheet DC and Switching Characteristics

#### June 2013

Advance Data Sheet DS1041

# Absolute Maximum Ratings<sup>1, 2, 3</sup>

Supply Voltage $V_{CC},\ldots\ldots$ -0.5 to 1.32V
Supply Voltage V_{CCAUX} $\ldots$ -0.5 to 3.75V
Supply Voltage V_{CCJ} $\ldots$ -0.5 to 3.75V
Output Supply Voltage $V_{CCIO}$ $\ldots$ 0.5 to 3.75V
Input or I/O Tristate Voltage Applied $^4.\ldots$ 0.5 to 3.75V
Storage Temperature (Ambient) $\ldots \ldots$ -65 to 150°C
Junction Temperature $(T_J)$ +125°C

<sup>1.</sup> Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice <u>Thermal Management</u> document is required.

3. All voltages referenced to GND.

Overshoot and undershoot of -2V to (V<sub>IHMAX</sub> + 2) volts is permitted for a duration of <20ns.</li>

# **Recommended Operating Conditions**<sup>1</sup>

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub> <sup>2</sup>	Core Supply Voltage	1.14	1.26	V
V <sub>CCAUX</sub> <sup>2, 4</sup>	Auxiliary Supply Voltage, Terminating Resistor Switching Power Supply (SERDES)	3.135	3.465	V
V <sub>CCPLL</sub>	PLL Supply Voltage	3.135	3.465	V
V <sub>CCIO<sup>2, 3</sup></sub>	I/O Driver Supply Voltage	1.14	3.465	V
V <sub>CCJ</sub> <sup>2</sup>	Supply Voltage for IEEE 1149.1 Test Access Port	1.14	3.465	V
$V_{REF1}$ and $V_{REF2}$	V <sub>REF2</sub> Input Reference Voltage		1.7	V
V <sub>TT</sub> ⁵	Termination Voltage	0.5	1.3125	V
t <sub>AUTO</sub>	Junction Temperature, Automotive Operation	-40	125	°C
SERDES External Po	ower Supply <sup>6</sup>		•	
N/	Input Buffer Power Supply (1.2V)	1.14	1.26	V
V <sub>CCIB</sub>	Input Buffer Power Supply (1.5V)	1.425	1.575	V
M	Output Buffer Power Supply (1.2V)	1.14	1.26	V
V <sub>CCOB</sub>	Output Buffer Power Supply (1.5V)	1.425	1.575	V
V <sub>CCA</sub>	Transmit, Receive, PLL and Reference Clock Buffer Power Supply         1.14         1.26			

1. For correct operation, all supplies except V<sub>REF</sub> and V<sub>TT</sub> must be held in their valid operation range. This is true independent of feature usage.

2. If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 1.2V, they must be connected to the same power supply as  $V_{CC.}$  If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 3.3V, they must be connected to the same power supply as  $V_{CCAUX}$ .

3. See recommended voltages by I/O standard in subsequent table.

4.  $V_{CCAUX}$  ramp rate must not exceed 30mV/µs during power-up when transitioning between 0V and 3.3V.

5. If not used, V<sub>TT</sub> should be left floating.

6. See TN1176, LatticeECP3 SERDES/PCS Usage Guide for information on board considerations for SERDES power supplies.

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# **Derating Timing Tables**

Logic timing provided in the following sections of this data sheet and the Diamond design tool are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Diamond design tool can provide logic timing numbers at a particular temperature and voltage.




# DC and Switching Characteristics LA-LatticeECP3 Automotive Family Data Sheet

Doromotor	Description	Dovice	-6 /	Unite	
Parameter	Description	Device	Min.	Max.	Units
GenericDDRX2 (No CLKDIV)	2 Inputs with Clock and Data (>10bits wide	) are Aligned at Pi	n (GDDRX2_R	X.ECLK.Aligne	ed)
Left and Right	Sides Using DLLCLKPIN for Clock Input				
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK	LAE3-35EA	-	0.21	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	LAE3-35EA	0.79	-	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	LAE3-35EA	-	311	MHz
t <sub>DVACLKGDDR</sub>	Data Setup Before CLK (Left and Right Sides)	LAE3-17EA	-	0.21	UI
t <sub>DVECLKGDDR</sub>	Data Hold After CLK	LAE3-17EA	0.79	-	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	LAE3-17EA	-	311	MHz
Top Side Using	PCLK Pin for Clock Input				
DVACLKGDDR	Data Setup Before CLK	LAE3-35EA	-	0.21	UI
DVECLKGDDR	Data Hold After CLK	LAE3-35EA	0.79	-	UI
MAX_GDDR	DDRX2 Clock Frequency	LAE3-35EA	-	130	MHz
DVACLKGDDR	Data Setup Before CLK	LAE3-17EA	-	0.21	UI
DVECLKGDDR	Data Hold After CLK	LAE3-17EA	0.79	-	UI
f <sub>MAX_GDDR</sub>	DDRX2 Clock Frequency	LAE3-17EA	-	130	MHz
		a) Cantarad at Din	(CODDV) DV	DOG Contoros	A) Uning DOG
Pin for Clock I	-	e) Centered at Pin	GDDRX2_RX	.DQS.Centered	d) Using DQS
Pin for Clock I Left and Right	nput Sides	-		C.DQS.Centered	
Pin for Clock I Left and Right <sup>t</sup> SUGDDR	Sides       Data Setup Before CLK	e) Centered at Pin All Devices All Devices	(GDDRX2_RX 352 352		ps
Pin for Clock I Left and Right <sup>t</sup> SUGDDR <sup>t</sup> HOGDDR	Data Setup Before CLK       Data Hold After CLK	All Devices All Devices	352		ps ps
Pin for Clock I Left and Right <sup>t</sup> sugddr <sup>t</sup> HOGddr <sup>f</sup> MAX_Gddr	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide)	All Devices All Devices All Devices	352 352	- - 375	ps ps MHz
Pin for Clock I Left and Right SUGDDR HOGDDR MAX_GDDR GenericDDRX2	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices	352 352	- - 375	ps ps MHz
Pin for Clock I Left and Right SUGDDR HOGDDR MAX_GDDR GenericDDRX2 for Clock Input Left and Right	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices	352 352	- - 375	ps ps MHz
Pin for Clock I Left and Right SUGDDR HOGDDR MAX_GDDR GenericDDRX2 for Clock Input Left and Right	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices e) Aligned at Pin (	352 352	- - 375 DQS.Aligned) U	ps ps MHz Jsing DQS Pi
Pin for Clock I Left and Right SUGDDR HOGDDR MAX_GDDR GenericDDRX2 for Clock Inpur Left and Right DVACLKGDDR	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices e) Aligned at Pin ( All Devices	352 352 - GDDRX2_RX.I	- - 375 DQS.Aligned) U	ps ps MHz Jsing DQS Pi
Pin for Clock I Left and Right SUGDDR HOGDDR MAX_GDDR GenericDDRX2 for Clock Inpur Left and Right DVACLKGDDR	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices All Devices All Devices All Devices All Devices All Devices	352 352 - GDDRX2_RX.I - 0.775 - -	- 375 DQS.Aligned) U 0.225 - 375	ps ps MHz Jsing DQS Pi UI UI UI
Pin for Clock I Left and Right SUGDDR MAX_GDDR GenericDDRX2 for Clock Inpur Left and Right DVACLKGDDR DVECLKGDDR MAX_GDDR GenericDDRX	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices All Devices All Devices All Devices All Devices All Devices	352 352 - GDDRX2_RX.I - 0.775 - -	- 375 DQS.Aligned) U 0.225 - 375	ps ps MHz Jsing DQS Pi UI UI UI
Pin for Clock I Left and Right SUGDDR HOGDDR MAX_GDDR GenericDDRX2 for Clock Inpur Left and Right DVACLKGDDR DVACLKGDDR MAX_GDDR GenericDDRX	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices All Devices All Devices All Devices All Devices All Devices All Devices	352 352 - GDDRX2_RX.I - 0.775 - - - (GDDRX1_T)	- 375 DQS.Aligned) U 0.225 - 375	ps ps MHz Jsing DQS Pi UI UI UI UI MHz ed)10
Pin for Clock I Left and Right SUGDDR HOGDDR MAX_GDDR GenericDDRX2 for Clock Inpu Left and Right DVACLKGDDR	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices e) Aligned at Pin ( All Devices All Devices All Devices All Devices e) Centered at Pin LAE3-35EA	352 352 - GDDRX2_RX.I - 0.775 - - - (GDDRX1_T) 690	- 375 DQS.Aligned) U 0.225 - 375 C.SCLK.Centero	ps ps MHz Jsing DQS Pi UI UI UI UI UI ed)10 ps
Pin for Clock I Left and Right SUGDDR HOGDDR MAX_GDDR GenericDDRX2 for Clock Inpur Left and Right DVACLKGDDR MAX_GDDR GenericDDRX3 DVBGDDR DVAGDDR	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices All Devices All Devices All Devices All Devices All Devices All Devices All Devices All Devices LAE3-35EA LAE3-35EA	352 352 - GDDRX2_RX.I - 0.775 - - - (GDDRX1_T) 690	- 375 DQS.Aligned) L 0.225 - 375 C.SCLK.Centero -	ps ps MHz Jsing DQS Pi UI UI UI UI MHz ed)10 ps ps
Pin for Clock I Left and Right Loft and Right Loft and Right GenericDDRX for Clock Input Left and Right LotxecLkgDDR LotxecLkgDDR MAX_gDDR CovercicDDRX LotxecLkgDDR LotxecLkgDDR LotxecLkgDDR	Sides         Data Setup Before CLK         Data Hold After CLK         DDRX2 Clock Frequency         2 Inputs with Clock and Data (<10 Bits Wide	All Devices All Devices	352 352 - GDDRX2_RX.I 0.775 - - (GDDRX1_T) 690 690 -	- 375 DQS.Aligned) U 0.225 - 375 C.SCLK.Center - - 250	ps ps MHz Jsing DQS Pi UI UI UI MHz ed)10 ps ps MHz



### Figure 3-6. Generic DDRX1/DDRX2 (With Clock and Data Edges Aligned)





# SERDES High-Speed Data Transmitter<sup>1</sup>

### Table 3-8. Serial Output Timing and Levels


Symbol	Description	Frequency	Min.	Тур.	Max.	Units
V <sub>TX-DIFF-P-P-1.44</sub>	Differential swing (1.44V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	1150	1440	1730	mV, p-p
V <sub>TX-DIFF-P-P-1.35</sub>	Differential swing (1.35V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	1080	1350	1620	mV, p-p
V <sub>TX-DIFF-P-P-1.26</sub>	Differential swing (1.26V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	1000	1260	1510	mV, p-p
V <sub>TX-DIFF-P-P-1.13</sub>	Differential swing (1.13V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	840	1130	1420	mV, p-p
V <sub>TX-DIFF-P-P-1.04</sub>	Differential swing (1.04V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	780	1040	1300	mV, p-p
V <sub>TX-DIFF-P-P-0.92</sub>	Differential swing (0.92V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	690	920	1150	mV, p-p
V <sub>TX-DIFF-P-P-0.87</sub>	Differential swing (0.87V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	650	870	1090	mV, p-p
V <sub>TX-DIFF-P-P-0.78</sub>	Differential swing (0.78V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	585	780	975	mV, p-p
V <sub>TX-DIFF-P-P-0.64</sub>	Differential swing (0.64V setting) <sup>1, 2</sup>	0.15 to 3.125 Gbps	480	640	800	mV, p-p
V <sub>OCM</sub>	Output common mode voltage	_	V <sub>CCOB</sub> -0.75	V <sub>CCOB</sub> -0.60	V <sub>CCOB</sub> -0.45	V
T <sub>TX-R</sub>	Rise time (20% to 80%)	—	145	185	265	ps
T <sub>TX-F</sub>	Fall time (80% to 20%)	—	145	185	265	ps
Z <sub>TX-OI-SE</sub>	Output Impedance 50/75/HiZ Ohms (single ended)	—	-20%	50/75/ Hi Z	+20%	Ohms
R <sub>LTX-RL</sub>	Return loss (with package)	—	10			dB
T <sub>TX-INTRASKEW</sub>	Lane-to-lane TX skew within a SERDES quad block (intra-quad)	_	—	—	200	ps

1. All measurements are with 50 ohm impedance.

2. See TN1176, LatticeECP3 SERDES/PCS Usage Guide for actual binary settings and the min-max range.



# Figure 3-18. XAUI Sinusoidal Jitter Tolerance Mask



Note: The sinusoidal jitter tolerance is measured with at least 0.37Ulpp of Deterministic jitter (Dj) and the sum of Dj and Rj (random jitter) is at least 0.55Ulpp. Therefore, the sum of Dj, Rj and Sj (sinusoidal jitter) is at least 0.65Ulpp (Dj = 0.37, Rj = 0.18, Sj = 0.1).



# LA-LatticeECP3 sysCONFIG Port Timing Specifications (Continued)


**Over Recommended Operating Conditions** 

Parameter	Description	Min.	Max.	Units		
t <sub>CHHH</sub>	HOLDN Low Hold Time (Relative to CCLK)	5	_	ns		
Master and	Master and Slave SPI (Continued)					
t <sub>CHHL</sub>	HOLDN High Hold Time (Relative to CCLK)		—	ns		
t <sub>HHCH</sub>	HOLDN High Setup Time (Relative to CCLK)		_	ns		
t <sub>HLQZ</sub>	HOLDN to Output High-Z		9	ns		
t <sub>HHQX</sub>	HOLDN to Output Low-Z		9	ns		

1. Re-toggling the PROGRAMN pin is not permitted until the INITN pin is high. Avoid consecutive toggling of the PROGRAMN.


Parameter	ter Min. Max.		Units
Master Clock Frequency	Selected value - 15%	Selected value + 15%	MHz
Duty Cycle	40	60	%

Figure 3-20. sysCONFIG Parallel Port Read Cycle






### Figure 3-24. Power-On-Reset (POR) Timing



Time taken from V<sub>CC</sub>, V<sub>CCAUX</sub> or V<sub>CCIO8</sub>, whichever is the last to cross the POR trip point.
 Device is in a Master Mode (SPI, SPIm).
 The CFG pins are normally static (hard wired).



#### Figure 3-25. sysCONFIG Port Timing




# sysl/O Differential Electrical Characteristics

### Transition Reduced LVDS (TRLVDS DC Specification)

### **Over Recommended Operating Conditions**

Symbol	Description	Min.	Nom.	Max.	Units
V <sub>CCO</sub>	Driver supply voltage (+/- 5%)	3.14	3.3	3.47	V
V <sub>ID</sub>	Input differential voltage	150	—	1200	mV
V <sub>ICM</sub>	Input common mode voltage	3	—	3.265	V
V <sub>CCO</sub>	Termination supply voltage	3.14	3.3	3.47	V
R <sub>T</sub>	Termination resistance (off-chip)	45	50	55	Ohms

Note: LA-LatticeECP3 only supports the TRLVDS receiver.



### Mini LVDS

### **Over Recommended Operating Conditions**

Parameter Symbol	Description	Min.	Тур.	Max.	Units
Z <sub>O</sub>	Single-ended PCB trace impedance	30	50	75	ohms
R <sub>T</sub>	Differential termination resistance	50	100	150	ohms
V <sub>OD</sub>	Output voltage, differential,  V <sub>OP</sub> - V <sub>OM</sub>	300	—	600	mV
V <sub>OS</sub>	Output voltage, common mode, $ V_{OP} + V_{OM} /2$	1	1.2	1.4	V
ΔV <sub>OD</sub>	Change in V <sub>OD</sub> , between H and L	—	—	50	mV
$\Delta V_{ID}$	Change in V <sub>OS</sub> , between H and L	—	—	50	mV
V <sub>THD</sub>	Input voltage, differential,  V <sub>INP</sub> - V <sub>INM</sub>	200	—	600	mV
V <sub>CM</sub>	Input voltage, common mode, $ V_{INP} + V_{INM} /2$	0.3+(V <sub>THD</sub> /2)	—	2.1-(V <sub>THD</sub> /2)	
T <sub>R</sub> , T <sub>F</sub>	Output rise and fall times, 20% to 80%	—	—	550	ps
T <sub>ODUTY</sub>	Output clock duty cycle	40	—	60	%

Note: Data is for 6mA differential current drive. Other differential driver current options are available.



# LA-LatticeECP3 Automotive Family Data Sheet Pinout Information

June 2013

Advance Data Sheet DS1041

# **Signal Descriptions**

Signal Name	I/O	Description
General Purpose		
P[Edge] [Row/Column Number]_[A/B]	I/O	<ul> <li>[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).</li> <li>[Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or B (Bottom), only need to specify Column Number. When Edge is L (Left) or R (Right), only need to specify Row Number.</li> <li>[A/B] indicates the PIO within the PIC to which the pad is connected. Some of these user-programmable pins are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/Os for user logic. During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.</li> </ul>
P[Edge][Row Number]E_[A/B/C/D]	Ι	These general purpose signals are input-only pins and are located near the PLLs.
GSRN	I	Global RESET signal (active low). Any I/O pin can be GSRN.
NC	_	No connect.
RESERVED	_	This pin is reserved and should not be connected to anything on the board.
GND	_	Ground. Dedicated pins.
V <sub>CC</sub>		Power supply pins for core logic. Dedicated pins.
V <sub>CCAUX</sub>	_	Auxiliary power supply pin. This dedicated pin powers all the differential and referenced input buffers.
V <sub>CCIOx</sub>	_	Dedicated power supply pins for I/O bank x.
V <sub>CCA</sub>	_	SERDES, transmit, receive, PLL and reference clock buffer power supply. All $V_{CCA}$ supply pins must always be powered to the recommended operating voltage range. If no SERDES channels are used, connect $V_{CCA}$ to $V_{CC}$ .
V <sub>CCPLL_[LOC]</sub>		General purpose PLL supply pins where LOC=L (left) or R (right).
V <sub>REF1_x</sub> , V <sub>REF2_x</sub>	_	Reference supply pins for I/O bank x. Pre-determined pins in each bank are assigned as $V_{REF}$ inputs. When not used, they may be used as I/O pins.
VTTx	-	Power supply for on-chip termination of I/Os.
XRES <sup>1</sup>		10K ohm +/-1% resistor must be connected between this pad and ground.
PLL, DLL and Clock Functions		
[LOC][num]_GPLL[T, C]_IN_[index]	Ι	General Purpose PLL (GPLL) input pads: LUM, LLM, RUM, RLM, num = row from center, T = true and C = complement, index A,B,Cat each side.
[LOC][num]_GPLL[T, C]_FB_[index]	Ι	Optional feedback GPLL input pads: LUM, LLM, RUM, RLM, num = row from center, T = true and C = complement, index A,B,Cat each side.
[LOC]0_GDLLT_IN_[index] <sup>2</sup>	I/O	General Purpose DLL (GDLL) input pads where LOC=RUM or LUM, T is True Complement, index is A or B.
[LOC]0_GDLLT_FB_[index] <sup>2</sup>	I/O	Optional feedback GDLL input pads where LOC=RUM or LUM, T is True Complement, index is A or B.
PCLK[T, C][n:0]_[3:0] <sup>2</sup>	I/O	Primary Clock pads, $T =$ true and $C =$ complement, n per side, indexed by bank and 0, 1, 2, 3 within bank.

<sup>© 2013</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# LA-LatticeECP3 Automotive Family Data Sheet Revision History

#### April 2014

#### Advance Data Sheet DS1041

Date	Version	Section	Change Summary
June 2013	01.0	—	Initial release.
April 2014	01.1	Introduction	Added AEC-Q100 Tested and Qualified feature.

© 2014 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.