

Welcome to **E-XFL.COM**

Embedded - FPGAs (Field Programmable Gate Array) with Microcontrollers: Enhancing Flexibility and Performance

Embedded - FPGAs (Field Programmable Gate Arrays) with Microcontrollers represent a cutting-edge category of electronic components that combine the flexibility of FPGA technology with the processing power of integrated microcontrollers. This hybrid approach offers a versatile solution for designing and implementing complex digital systems that require both programmable logic and embedded processing capabilities.

What Are Embedded - FPGAs with Microcontrollers?

At their care EDCAs are comisenductor devices that car

Details	
Product Status	Obsolete
Core Type	8-Bit AVR
Speed	16 MHz
Interface	I ² C, UART
Program SRAM Bytes	20K-32K
FPGA SRAM	18kb
EEPROM Size	1M x 8
Data SRAM Bytes	4K ~ 16K
FPGA Core Cells	2304
FPGA Gates	40K
FPGA Registers	2862
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at94s40al-25bqi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Description


The AT94S Series (Secure FPSLIC family) shown in Table 1 is a combination of the popular Atmel AT40K Series SRAM FPGAs, the AT17 Series Configuration Memories and the high-performance Atmel AVR 8-bit RISC microcontroller with standard peripherals. Extensive data and instruction SRAM as well as device control and management logic are included in this multi-chip module (MCM).

The embedded AT40K FPGA core is a fully 3.3V PCI-compliant, SRAM-based FPGA with distributed 10 ns programmable synchronous/asynchronous, dual-port/single-port SRAM, 8 global clocks, Cache Logic ability (partially or fully reconfigurable without loss of data) and 5,000 to 40,000 usable gates.

Table 1. The AT94S Series Family

Device		AT94S05AL	AT94S10AL	AT94S40AL
Configuration Mem	ory Size	1 Mbit	1 Mbit	1 Mbit
FPGA Gates		5K	10K	40K
FPGA Core Cells		256	576	2304
FPGA SRAM Bits		2048	4096	18432
FPGA Registers (To	otal)	436	846	2862
Maximum FPGA Us	ser I/O	95	143	287
AVR Programmable	e I/O Lines	8	16	16
Program SRAM By	tes	4K - 16K	20K - 32K	20K - 32K
Data SRAM Bytes		4K - 16K	4K - 16K	4K - 16K
Hardware Multiplier	(8-bit)	Yes	Yes	Yes
2-wire Serial Interfa	ice	Yes	Yes	Yes
UARTs		2	2	2
Watchdog Timer		Yes	Yes	Yes
Timer/Counters		3	3	3
Real-time Clock		Yes	Yes	Yes
JTAG ICE		Yes	Yes	Yes
Typical AVR	@ 25 MHz	19 MIPS	19 MIPS	19 MIPS
Throughput	@ 40 MHz	30 MIPS	30 MIPS	30 MIPS
Operating Voltage		3.0 - 3.6V	3.0 - 3.6V	3.0 - 3.6V

Figure 1. AT94S Architecture



The embedded AVR core achieves throughputs approaching 1 MIPS per MHz by executing powerful instructions in a single-clock-cycle, and allows system designers to optimize power consumption versus processing speed. The AVR core is based on an enhanced RISC architecture that combines a rich instruction set with 32 general-purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code-efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers at the same clock frequency. The AVR executes out of on-chip SRAM. Both the FPGA configuration SRAM and AVR instruction code SRAM are automatically loaded at system power-up using Atmel's in-system programmable AT17 Series EEPROM configuration memories, which are part of the AT94S Multi-chip Module (MCM).

State-of-the-art FPSLIC design tools, System Designer[™], were developed in conjunction with the FPSLIC architecture to help reduce overall time-to-market by integrating microcontroller development and debugging, FPGA development, place and route, and complete system co-verification in one easy-to-use software tool.





Internal Architecture

For details of the AT94S Secure FPSLIC architecture, please refer to the AT94K FPSLIC datasheet and the AT17 Series Configuration Memory datasheet, available on the Atmel web site at http://www.atmel.com. This document only describes the differences between the AT94S Secure FPSLIC and the AT94K FPSLIC.

FPSLIC and Configurator Interface

- Fully In-System Programmable and Re-programmable
- When Security Bit Set:
 - Data Verification Disabled
 - Data Transfer to FPSLIC not Externally Visible
 - Secured EEPROM Will Only Boot the FPSLIC Device or Respond to a Chip Erase
- When Security Bit Cleared:
 - Entire Chip Erase Performed
 - In-System Programming Enabled
 - Data Verification Enabled

External Data pins allow for In-System Programming of the device and setting of the EEPROM-based security bit. When the security bit is set (active) this programming connection will only respond to a device erase command. Data cannot be read out of the external programming/data pins when the security bit is set. The part can be re-programmed, but only after first being erased.

Programming and Configuration Timing Characteristics

Atmel's Configurator Programming Software (CPS), available from the Atmel web site (http://www.atmel.com/dyn/products/tools_card.asp?tool_id=3191), creates the programming algorithm for the embedded configurator; however, if you are planning to write your own software or use other means to program the embedded configurator, the section below includes the algorithm and other details.

The FPSLIC Configurator

The FPSLIC Configurator is a serial EEPROM memory which is used to load program-mable devices. This document describes the features needed to program the Configurator from within its programming mode (i.e., when SER_EN is driven Low).

Reference schematics are supplied for ISP applications.

Serial Bus Overview

The serial bus is a two-wire bus; one wire (cSCK) functions as a clock and is provided by the programmer, the second wire (cSDA) is a bi-directional signal and is used to provide data and control information.

Information is transmitted on the serial bus in messages. Each MESSAGE is preceded by a Start Condition and ends with a Stop Condition. The message consists of an integer number of bytes, each byte consisting of 8 bits of data, followed by a ninth Acknowledge Bit. This Acknowledge Bit is provided by the recipient of the transmitted byte. This is possible because devices may only drive the cSDA line Low. The system must provide a small pull-up current (1 $k\Omega$ equivalent) for the cSDA line.

The MESSAGE FORMAT for read and write instructions consists of the bytes shown in "Bit Format" on page 5.

While writing, the programmer is responsible for issuing the instruction and data. While reading, the programmer issues the instruction and acknowledges the data from the Configurator as necessary.


Again, the Acknowledge Bit is asserted on the cSDA line by the receiving device on a byte-by-byte basis.

The factory blanks devices to all zeros before shipping. The array cannot otherwise be "initialized" except by explicitly writing a known value to each location using the serial protocol described herein.


Bit Format

Data on the cSDA pin may change only during the cSCK Low time; whereas Start and Stop Conditions are identified as transitions during the cSCK High time.

Write Instruction Message Format



Current Address Read (Extended to Sequential Read) Instruction Message Format



Start and Stop Conditions

The Start Condition is indicated by a high-to-low transition of the cSDA line when the cSCK line is High. Similarly, the Stop Condition is generated by a low-to-high transition of the cSDA line when the cSCK line is High, as shown in Figure 2.

The Start Condition will return the device to the state where it is waiting for a Device Address (its normal quiescent mode).

The Stop Condition initiates an internally timed write signal whose maximum duration is t_{WR} (refer to AC Characteristics table for actual value). During this time, the Configurator must remain in programming mode (i.e., $\overline{\text{SER}_\text{EN}}$ is driven Low). cSDA and cSCK lines are ignored until the cycle is completed. Since the write cycle typically completes in less than t_{WR} seconds, we recommend the use of "polling" as described in later sections. Input levels to all other pins should be held constant until the write cycle has been completed.

Acknowledge Bit

The Acknowledge (ACK) Bit shown in Figure 2 is provided by the Configurator receiving the byte. The receiving Configurator can accept the byte by asserting a Low value on the cSDA line, or it can refuse the byte by asserting (allowing the signal to be externally pulled up to) a High value on the cSDA line. All bytes from accepted messages must be terminated by either an Acknowledge Bit or a Stop Condition. Following an ACK Bit, when the cSDA line is released during an exchange of control between the Configurator and the programmer, the cSDA line may be pulled High temporarily due to the open-collector output nature of the line. Control of the line must resume before the next rising edge of the clock.





Bit Ordering Protocol


The most significant bit is the first bit of a byte transmitted on the cSDA line for the Device Address Byte and the EEPROM Address Bytes. It is followed by the lesser significant bits until the eighth bit, the least significant bit, is transmitted. However, for Data Bytes (both writing and reading), the first bit transmitted is the least significant bit. This protocol is shown in the diagrams below.

Device Address Byte

The contents of the Device Address Byte are shown below, along with the order in which the bits are clocked into the device.

The $\overline{\text{CE}}$ pin cannot be used for device selection in programming mode (i.e., when $\overline{\text{SER}}_{-}\overline{\text{EN}}$ is drive Low).

Figure 2. Start and Stop Conditions




Device Address Byte



EEPROM Address

Where: $R/\overline{W} = 1$ Read


= 0 Write



The EEPROM Address consists of three bytes on the 1-Mbit part. Each Address Byte is followed by an Acknowledge Bit (provided by the Configurator). These bytes define the normal address space of the Configurator. The order in which each byte is clocked into the Configurator is also indicated. Unused bits in an Address Byte must be set to "0". Exceptions to this are when reading Device and Manufacturer Codes.



Programming Summary: Read from Whole Device



- Notes: 1. The 1-Mbit part requires three EEPROM address bytes; all three bytes must be individually ACK'd by the EEPROM.
 - 2. Data byte received/sent LSB to MSB


EEPROM Address is Defined as:

AT17LV010 00 00 00 \h

TT_BYTE

AT17LV010 131072 \d


START CONDITION



STOP CONDITION



SAMPLE DATA BIT



ACK BIT





Reading

Read instructions are initiated similarly to write instructions. However, with the R/\overline{W} bit in the Device Address set to one. There are three variants of the read instruction: current address read, random read and sequential read.

For all reads, it is important to understand that the internal Data Byte address counter maintains the last address accessed during the previous read or write operation, incremented by one. This address remains valid between operations as long as the chip power is maintained and the device remains in 2-wire access mode (i.e., \overline{SER}_EN is driven Low). If the last operation was a read at address n, then the current address would be n + 1. If the final operation was a write at address n, then the current address would again be n + 1 with one exception. If address n was the last byte address in the page, the incremented address n + 1 would "roll over" to the first byte address on the next page.

CURRENT ADDRESS READ: Once the Device Address (with the R/W select bit set to High) is clocked in and acknowledged by the Configurator, the Data Byte at the current address is serially clocked out by the Configurator in response to the clock from the programmer. The programmer generates a Stop Condition to accept the single byte of data and terminate the read instruction.

```
A Current Address Read instruction consists of a Start Condition a Device Address with R/\overline{W}=1 An Acknowledge Bit from the Configurator a Data Byte from the Configurator a Stop Condition from the programmer.
```

RANDOM READ: A Random Read is a Current Address Read preceded by an aborted write instruction. The write instruction is only initiated for the purpose of loading the EEPROM Address Bytes. Once the Device Address Byte and the EEPROM Address Bytes are clocked in and acknowledged by the Configurator, the programmer immediately initiates a Current Address Read.

A Random Address Read instruction consists of :

```
a Start Condition a Device Address with R/\overline{W}=0 An Acknowledge Bit from the Configurator MS Byte of the EEPROM Address An Acknowledge Bit from the Configurator Next Byte of the EEPROM Address An Acknowledge Bit from the Configurator LS Byte of EEPROM Address An Acknowledge Bit from the Configurator LS Byte of EEPROM Address An Acknowledge bit from the Configurator a Start Condition a Device Address with R/\overline{W}=1 An Acknowledge Bit from the Configurator a Data Byte from the Configurator a Stop Condition from the programmer.
```

SEQUENTIAL READ: Sequential Reads follow either a Current Address Read or a Random Address Read. After the programmer receives a Data Byte, it may respond with an Acknowledge Bit. As long as the Configurator receives an Acknowledge Bit, it will continue to increment the Data Byte address and serially clock out sequential Data Bytes until the memory address limit is reached. The Sequential Read instruction is terminated when the programmer does not respond with an Acknowledge Bit but instead generates a Stop Condition following the receipt of a Data Byte.

Note:

 If an ACK is sent by the programmer after the data in the last memory address is sent by the configurator, the internal address counter will "rollover" to the first byte address of the memory array and continue to send data as long as an ACK is sent by the programmer.

Programmer Functions

The following programmer functions are supported while the Configurator is in programming mode (i.e., when SER_EN is driven Low):

- 1. Read the Manufacturer's Code and the Device Code (optional for ISP).
- 2. Program the device.
- 3. Verify the device.

In the order given above, they are performed in the following manner.

Reading Manufacturer's and Device Codes

On AT17LV010 Configurator, the sequential reading of these bytes are accomplished by performing a Random Read at EEPROM Address 040000H.

The correct codes are:

```
Manufacturers Code -Byte 0 1E

Device Code - Byte 1 F7 AT17LV010
```

Note: The Manufacturer's Code and Device Code are read using the byte ordering specified for Data Bytes; i.e., LSB first, MSB last.

Programming the Device

All the bytes in a given page must be written. The page access order is not important but it is suggested that the Configurator be written sequentially from address 0. Writing is accomplished by using the cSDA and cSCK pins.

Important Note on AT94S Series Configurators Programming

The first byte of data will not be cached for read back during FPGA Configuration (i.e., when SER EN is driven High) until the Configurator is power-cycled.

Verifying the Device

All bytes in the Configurator should be read and compared to their intended values. Reading is done using the cSDA and cSCK pins.

In-System Programming Applications

The AT94S Series Configurators are in-system (re)programmable (ISP). The example shown on the following page supports the following programmer functions:

- 1. Read the Manufacturer's Code and the Device Code.
- 2. Program the device.
- 3. Verify the device data.

While Atmel's Secure FPSLIC Configurators can be programmed from various sources (e.g., on-board microcontrollers or PLDs), the applications shown here are designed to facilitate users of our ATDH2225 Configurator Programming Cable. The typical system setup is shown in Figure 3.

The pages within the configuration EEPROM can be selectively rewritten.

This document is limited to example implementations for Atmel's AT94S application.





DC Characteristics⁽¹⁾

 $V_{CC} = 3.3V \pm 10\%, T_A = -40^{\circ}C - 85^{\circ}C^{(2)(3)(4)}$

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V _{CC}	Supply Voltage		3.0	3.3	3.6	V
I _{cc}	Supply Current	V _{CC} = 3.6		2	3	mA
I _{LL}	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$		0.10	10	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } V_{SS}$		0.05	10	μΑ
V _{IH}	High-level Input Voltage		V _{CC} x 0.7		V _{CC} + 0.5	V
V _{IL}	Low-level Input Voltage		-0.5		0.2	V
V _{OL}	Output Low-level Voltage	I _{OL} = 2.1 mA			0.4	V

- Notes: 1. Specific to programming mode (i.e., when SER_EN is driven Low)
 - 2. Commercial temperature range 0°C 70°C
 - 3. Industrial temperature range -40°C 85°C
 - 4. This parameter is characterized and is not 100% tested.

AC Characteristics⁽¹⁾

 $V_{CC} = 3.3V \pm 10\%, T_A = -40^{\circ}C - 85^{\circ}C^{(2)(3)(4)}$

Symbol	Parameter	Min	Max	Units
f _{CLOCK}	Clock Frequency, Clock		100	KHz
t _{LOW}	Clock Pulse Width Low	4		μs
t _{HIGH}	Clock Pulse Width High	4		μs
t _{AA}	Clock Low to Data Out Valid	0.1	1	μs
t _{BUF}	Time the Bus Must Be Free Before a New Transmission Can Start	4.5		μs
t _{HD;STA}	Start Hold Time	2		μs
t _{SU;STA}	Start Setup Time	2		μs
t _{HD DAT}	Data In Hold Time	0		μs
t _{SU DAT}	Data In Setup Time	0.2		μs
t _R	Inputs Rise Time		0.3	μs
t _F	Inputs Fall Time		0.3	μs
t _{su sto}	Stop Setup Time	2		μs
t _{DH}	Data Out Hold Time	0.1		μs
t _{WR}	Write Cycle Time		20	ms

- 1. Specific to programming mode (i.e., when SER_EN is driven Low)
- 2. Commercial temperature range 0°C 70°C
- 3. Industrial temperature range -40°C 85°C
- 4. This parameter is characterized and is not 100% tested.



Chip Erase Timing

The entire device can be erased at once by writing to a specific address. This operation will erase the entire array. See Table 2 for specifics on the write algorithm.

Table 2. Chip Erase Cycle Characteristics

Symbol	Parameter
Tec	Chip Erase Cycle Time (25 ms)

Figure 6. Chip Erase Timing Diagram






Table 5. AT94S Pin List (Continued)

			Packa	ige
AT94S05 96 FPGA I/O	AT94S10 144 FPGA I/O	AT94S40 288 FPGA I/O	Chip Array 256 CABGA	LQ144 ⁽¹
NC	I/O10	I/O18	E1	
		I/O19		
		I/O20		
NC	I/O11	I/O21	F4	
NC	I/O12	I/O22	F3	
		I/O23		
		I/O24		
I/O9, FCK1	I/O13, FCK1	I/O25, FCK1	F1	9
I/O10	I/O14	I/O26	G7	10
I/O11 (A20)	I/O15 (A20)	I/O27 (A20)	G6	11
I/O12 (A21)	I/O16 (A21)	I/O28 (A21)	G4	12
NC	I/O17	I/O29	G5	
NC	I/O18	I/O30	G2	
		I/O31		
		I/O32		
		I/O33		
		I/O34		
NC	NC	I/O35	G1	
NC	NC	I/O36	H7	
		I/O37		
		I/O38		
NC	NC	I/O39	H6	
NC	NC	I/O40	H5	
NC	I/O19	I/O41	H3	
NC	I/O20	I/O42	H4	
I/O13	I/O21	I/O43	H2	13
I/O14	1/022	I/O44	H1	14
		I/O45		
		I/O46		
I/O15 (A22)	I/O23 (A22)	I/O47 (A22)	J7	15
I/O16 (A23)	I/O24 (A23)	I/O48 (A23)	J1	16
I/O17 (A24)	I/O25 (A24)	I/O49 (A24)	J4	19
I/O18 (A25)	I/O26 (A25)	I/O50 (A25)	J5	20
		I/O51		

Table 5. AT94S Pin List (Continued)

			Packa	ige
AT94S05 96 FPGA I/O	AT94S10 144 FPGA I/O	AT94S40 288 FPGA I/O	Chip Array 256 CABGA	LQ144 ⁽¹⁾
		I/O115		
		I/O116		
	I/O59	I/O117		
	I/O60	I/O118		
		I/O119		
		I/O120		
I/O41	I/O61	I/O121	M7	46
I/O42	I/O62	I/O122	N7	47
I/O43 (TMS)	I/O63 (TMS)	I/O123 (TMS)	P7	48
I/O44 (TCK)	I/O64 (TCK)	I/O124 (TCK)	R7	49
NC	I/O65	I/O125	K7	
NC	I/O66	I/O126	K8	
		I/O127		
		I/O128		
		I/O129		
		I/O130		
		I/O131		
		I/O132		
		I/O133		
		I/O134		
NC	1/067	I/O135	M8	
NC	I/O68	I/O136	R8	
I/O45	I/O69	I/O137	P8	50
I/O46	1/070	I/O138	N8	51
		I/O139		
		I/O140		
		I/O141		
		I/O142		
I/O47 (TD7)	I/O71 (TD7)	I/O143 (TD7)	L8	52
/O48 (InitErr) RESET/OE	I/O72 (InitErr) RESET/OE	I/O144 (InitErr) RESET/OE	K9	53
I/O49 (TD6)	I/O73 (TD6)	I/O145 (TD6)	P9	56
I/O50 (TD5)	I/O74 (TD5)	I/O146 (TD5)	N9	57
		I/O147		
		I/O148		





Table 5. AT94S Pin List (Continued)

			Packa	ige
AT94S05 96 FPGA I/O	AT94S10 144 FPGA I/O	AT94S40 288 FPGA I/O	Chip Array 256 CABGA	LQ144 ⁽¹⁾
		I/O149		
		I/O150		
I/O51	I/O75	I/O151	M9	58
I/O52	I/O76	I/O152	L9	59
NC	1/077	I/O153	J9	
NC	I/O78	I/O154	T10	
		I/O155		
		I/O156		
		I/O157		
		I/O158		
		I/O159		
		I/O160		
		I/O161		
		I/O162		
NC	I/O79	I/O163	P10	
NC	I/O80	I/O164	N10	
I/O53 (TD4)	I/O81 (TD4)	I/O165 (TD4)	L10	60
I/O54 (TD3)	I/O82 (TD3)	I/O166 (TD3)	T11	61
I/O55	I/O83	I/O167	R11	62
I/O56	1/084	I/O168	M11	63
NC	NC	I/O169	N11	
NC	NC	I/O170	T12	
NC	I/O85	I/O171	R12	
NC	I/O86	I/O172	T13	
		I/O173		
		I/O174		
		I/O175		
		I/O176		
NC	1/087	I/O177	N12	
NC	I/O88	I/O178	P12	
I/O57	I/O89	I/O179	R13	
I/O58	I/O90	I/O180	T14	
NC	NC	I/O181	N13	
NC	NC	I/O182	P13	

Table 5. AT94S Pin List (Continued)

			Packa	age
AT94S05 96 FPGA I/O	AT94S10 144 FPGA I/O	AT94S40 288 FPGA I/O	Chip Array 256 CABGA	LQ144 ⁽¹⁾
I/O59 (TD2)	I/O91 (TD2)	I/O183 (TD2)	T16	65
I/O60 (TD1)	I/O92 (TD1)	I/O184 (TD1)	P14	66
		I/O185		
		I/O186		
		I/O187		
		I/O188		
I/O61	I/O93	I/O189	R16	67
I/O62	I/O94	I/O190	P15	68
I/O63 (TD0)	I/O95 (TD0)	I/O191 (TD0)	N14	69
I/O64, GCK4	I/O96, GCK4	I/O192, GCK4	P16	70
CON/CE	CON/CE	CON/CE	N16	72
		FPSLIC Array		
RESET	RESET	RESET	M14	74
PE0	PE0	PE0	M12	75
PE1	PE1	PE1	M15	76
PD0	PD0	PD0	M16	77
PD1	PD1	PD1	L12	78
PE2	PE2	PE2	L15	79
PD2	PD2	PD2	L11	80
NC	NC	NC	E12	
SER_EN	SER_EN	SER_EN	M5	81
PD3	PD3	PD3	K11	82
PD4	PD4	PD4	K12	83
PE3	PE3	PE3	K14	84
CS0	CS0	CS0	K15	85
SDA	SDA	SDA	J10	
SCL	SCL	SCL	J12	
PD5	PD5	PD5	J14	86
PD6	PD6	PD6	J13	87
PE4	PE4	PE4	J16	88
PE5	PE5	PE5	J11	89
PE6	PE6	PE6	H15	92
PE7 (CHECK)	PE7 (CHECK)	PE7 (CHECK)	H14	93
PD7	PD7	PD7	H13	94





Table 5. AT94S Pin List (Continued)

			Packa	Package		
AT94S05 96 FPGA I/O	AT94S10 144 FPGA I/O	AT94S40 288 FPGA I/O	Chip Array 256 CABGA	LQ144 ⁽¹⁾		
INTP0	INTP0	INTP0	H12	95		
XTAL1	XTAL1	XTAL1	G15	96		
XTAL2	XTAL2	XTAL2	G14	97		
RX0	RX0	RX0	G12	98		
TX0	TX0	TX0	G11	99		
INTP1	INTP1	INTP1	F15			
INTP2	INTP2	INTP2	F14			
TOSC1	TOSC1	TOSC1	E16	101		
TOSC2	TOSC2	TOSC2	E15	102		
RX1	RX1	RX1	E14	103		
TX1	TX1	TX1	E13	104		
DATA0/cSDA	DATA0/cSDA	DATA0/cSDA	D16	105		
INTP3 (CSOUT)	INTP3 (CSOUT)	INTP3 (CSOUT)	D15	106		
CCLK/cSCK	CCLK/cSCK	CCLK/cSCK	C16	107		
/O65:96 Are Unbonded	I/O97:144 Are Unbonded	I/O193:288 Are Unbonded				
		FPSLIC Array				
Testclock	Testclock	Testclock	C15	109		
I/O97 (A0)	I/O145 (A0)	I/O289 (A0)	C14	111		
I/O98, GCK7 (A1)	I/O146, GCK7 (A1)	I/O290, GCK7 (A1)	B15	112		
I/O99	I/O147	I/O291	A16	113		
I/O100	I/O148	I/O292	D13	114		
		I/O293				
		I/O294				
NC	NC	I/O295	C13			
NC	NC	I/O296	B14			
I/O101 (CS1, A2)	I/O149 (CS1 , A2)	I/O297 (CS1, A2)	A15	115		
I/O102 (A3)	I/O150 (A3)	I/O298 (A3)	A14	116		
		I/O299				
		I/O300				
I/O104	I/O151	I/O301	Shared with Test clock			
NC	I/O152	I/O302	D12			
I/O103	I/O153	I/O303	C12	117		
NC	I/O154	I/O304	A13			
NC	NC	I/O305	B12			

Table 5. AT94S Pin List (Continued)

			Packa	ige
AT94S05 96 FPGA I/O	AT94S10 144 FPGA I/O	AT94S40 288 FPGA I/O	Chip Array 256 CABGA	LQ144 ⁽¹
		I/O306		
		I/O307		
		I/O308		
NC	I/O155	I/O309	A12	
NC	I/O156	I/O310	E11	
NC	NC	I/O311	C11	
NC	NC	I/O312	D11	
I/O105	I/O157	I/O313	A11	119
I/O106	I/O158	I/O314	F10	120
NC	I/O159	I/O315	E10	
NC	I/O160	I/O316	D10	
NC	NC	I/O317	C10	
NC	NC	I/O318	B10	
		I/O319		
		I/O320		
		I/O321		
		I/O322		
		I/O323		
		I/O324		
I/O107 (A4)	I/O161 (A4)	I/O325 (A4)	A10	121
I/O108 (A5)	I/O162 (A5)	I/O326 (A5)	G10	122
NC	I/O163	I/O327	G9	
NC	I/O164	I/O328	F9	
I/O109	I/O165	I/O329	E9	123
I/O110	I/O166	I/O330	C9	124
		I/O331		
		I/O332		
		I/O333		
		I/O334		
I/O111 (A6)	I/O167 (A6)	I/O335 (A6)	В9	125
I/O112 (A7)	I/O168 (A7)	I/O336 (A7)	A9	126
I/O113 (A8)	I/O169 (A8)	I/O337 (A8)	A8	129
I/O114 (A9)	I/O170 (A9)	I/O338 (A9)	B8	130
		I/O339		



Table 5. AT94S Pin List (Continued)

			Packa	ige
AT94S05 96 FPGA I/O	AT94S10 144 FPGA I/O	AT94S40 288 FPGA I/O	Chip Array 256 CABGA	LQ144 ⁽¹⁾
		I/O374		
		I/O375		
		I/O376		
		1/0377		
		I/O378		
NC	I/O187	I/O379	A4	
NC	I/O188	I/O380	B4	
I/O125	I/O189	I/O381	A3	140
I/O126	I/O190	I/O382	C4	141
I/O127 (A14)	I/O191 (A14)	I/O383 (A14)	В3	142
I/O128, GCK8 (A15)	I/O192, GCK8 (A15)	I/O384, GCK8 (A15)	A2	143

Note: 1. LQ144 is only offered in the AT94S10 and AT94S40.

Table 6. 256 CABGA and LQ144 V_{DD} , V_{CC} and GND Pins⁽¹⁾

Package	V _{DD}	V _{cc}	GND
256 CABGA	B2, G13, R14, G8, H10, J3, K13, L3, M10, T7	D14, F12, P4, G3, H9, E7, K10, L13, M13, T9	B11, B13, B16, B7, C3, C6, D5, D9, F11, F13, T15, F16, F2, F5, G16, H11, H16, J15, J2, K16, K3, T2, L14, L16, L7, M4, N15, N4, N6, P11, R9, R10, R15, T8
LQ144	90	18, 37, 54, 73, 108, 128, 144	1, 8, 17, 27, 35, 45, 55, 64, 71, 91, 100, 110, 118, 127, 137

Note: 1. For power rail support for product migration to lower-power devices, refer to the "Designing in Split Power Supply Support for AT94KAL/AX and AT94SAL/AX Devices" application note (doc2308.pdf), available on the Atmel web site, at http://www.atmel.com/dyn/products/app_notes.asp?family_id=627.

Thermal Coefficient Table

Package Style	Lead Count	Theta J-A [°C/W] 0 LFPM	Theta J-A [°C/W] 225 LFPM	Theta J-A [°C/W] 500 LPFM
CABGA	256	27	23	20
LQFP	144	35	_	_




Ordering Information


Usable Gates	Speed Grade	Ordering Code	Package	Operation Range
5,000	25 MHz	AT94S05AL-25DGC	256ZA	Commercial (0°C - 70°C)
		AT94S05AL-25DGI	256ZA	Industrial (-40°C - 85°C)
10,000	25 MHz	AT94S10AL-25DGC	256ZA	Commercial (0°C - 70°C) Industrial (-40°C - 85°C)
		AT94S10AL-25BQC	144L1	
		AT94S10AL-25DGI	256ZA	
		AT94S10AL-25BQI	144L1	
40,000	16 MHz	AT94S40AL-25DGC	256ZA	Commercial
		AT94S40AL-25BQC	144L1	(0°C - 70°C)
		AT94S40AL-25DGI	256ZA	Industrial
		AT94S40AL-25BQI	144L1	(-40°C - 85°C)


Package Type			
256ZA	256-ball, Chip Array Ball Grid Array Package (CABGA)		
144L1	144-lead, Low Profile Plastic Gull Wing Quad Flat Package (LQFP)		

Packaging Information

256ZA - CABGA







(256 SOLDER BALLS)

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
D	_	17 BSC	_	
Е	_	17 BSC	_	
Α	1.30	1.40	1.50	
A1	0.31	0.36	0.41	
A2	0.29	0.34	0.39	
А3	0.65	0.70	0.75	
е	1.00 BSC			
b	0.46 REF			

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-205 for proper dimensions, tolerances, datums, etc.

2. Array as seen from the bottom of the package.


11/07/01

	TITLE	DRAWING NO.	REV.	
2325 Orchard Parkway San Jose, CA 95131	256ZA , 256-ball (16 x 16 Array), 17 x 17 mm Body, Chip Array Ball Grid Array (CABGA) Package	256ZA	А	





144L1 - LQFP




D XXΕ

Bottom View

COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A1	0.05		0.15	6
A2	1.35	1.40	1.45	
D	22.00 BSC			
D1	20.00 BSC			2, 3
E				
E1	20.00 BSC			2, 3
е	0.50 BSC			
b	0.17	0.22	0.27	4, 5
L1	1.00 REF			



Side View

- Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-026 for additional information.
 - 2. The top package body size may be smaller than the bottom package size by as much as 0.15 mm.
 - 3. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
 - 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 and 0.5 mm pitch packages.
 - 5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
 - 6. A1 is defined as the distance from the seating place to the lowest point on the package body.

11/30/01

	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	144L1 , 144-lead (20 x 20 x 1.4 mm Body), Low Profile Plastic Quad Flat Pack (LQFP)	144L1	А