



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f24k40-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.4.2 CLOCK SWITCH AND SLEEP

If OSCCON1 is written with a new value and the device is put to Sleep before the switch completes, the switch will not take place and the device will enter Sleep mode.

When the device wakes from Sleep and the CSWHOLD bit is clear, the device will wake with the 'new' clock active, and the clock switch interrupt flag bit (CSWIF) will be set.

When the device wakes from Sleep and the CSWHOLD bit is set, the device will wake with the 'old' clock active and the new clock will be requested again.

FIGURE 4-6: CLOCK SWITCH (CSWHOLD = 0)



FIGURE 4-7: CLOCK SWITCH (CSWHOLD = 1)



4.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed.



PIC18(L)F24/25K40

KEGISTER 0-	\mathbf{Z} . CFUDUZ	E. DUZE AN					
R/W-0/u	R/W/HC/HS-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
IDLEN	DOZEN	ROI	DOE	_		DOZE<2:0>	
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable I	oit	U = Unimple	emented bit, re	ead as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value Resets	at POR and I	3OR/Value at a	ll other
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is o	cleared by har	dware	
bit 7	IDLEN: Idle Ena 1 = A SLEEP ins 0 = A SLEEP ins	ble bit struction inhibits struction places	s the CPU clo the device in	ck, but not the to full Sleep n	e peripheral cl node	ock(s)	
bit 6	DOZEN: Doze E 1 = The CPU ex 0 = The CPU ex	nable bit ^(1,2) ecutes instruct ecutes all instr	ion cycles acc	cording to DO (fastest, highe	ZE setting est power ope	ration)	
bit 5	ROI: Recover-O 1 = Entering the operation 0 = Interrupt ent	n-Interrupt bit Interrupt Servi ry does not cha	ce Routine (IS ange DOZEN	R) makes DC)ZEN = 0 bit, b	pringing the CPI	J to full-speed
bit 4	DOE : Doze-On-I 1 = Executing R 0 = RETFIE doe	Exit bit ETFIE makes es not change I	DOZEN = 1, b DOZEN	pringing the C	PU to reduced	d speed operati	on
bit 3	Unimplemented	I: Read as '0'					
bit 2-0	DOZE<2:0>: Ra 111 =1:256 110 =1:128 101 =1:64 100 =1:32 011 =1:16 010 =1:8 001 =1:4 000 =1:2	tio of CPU Inst	ruction Cycles	to Periphera	I Instruction C	ycles	

REGISTER 6-2: CPUDOZE: DOZE AND IDLE REGISTER

- **Note 1:** When ROI = 1 or DOE = 1, DOZEN is changed by hardware interrupt entry and/or exit.
 - 2: Entering ICD overrides DOZEN, returning the CPU to full execution speed; this bit is not affected.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	_	_	_	_	_	INTEDG	166
PIE0	_	—	TMR0IE	IOCIE	-	INT2IE	INT1IE	INT0IE	175
PIE1	OSCFIE	CSWIE	_	_	_	_	ADTIE	ADIE	176
PIE2	HLVDIE	ZCDIE	_	_	_	_	C2IE	C1IE	177
PIE3	_	—	RC1IE	TX1IE	-	-	BCL1IE	SSP1IE	178
PIE4	_	—	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	179
PIE5	_	—	_	_	—	TMR5GIE	TMR3GIE	TMR1GIE	180
PIE6	_	—	_	—	-	_	CCP2IE	CCP1IE	181
PIE7	SCANIE	CRCIE	NVMIE	_	_	_	_	CWG1IE	182
PIR0	_	—	TMR0IF	IOCIF	_	INT2IF	INT1IF	INT0IF	167
PIR1	OSCFIF	CSWIF	_	_	_	_	ADTIF	ADIF	168
PIR2	HLVDIF	ZCDIF ⁽¹⁾	_	_	_	_	C2IF	C1IF	169
PIR3	_	_	RC1IF	TX1IF	-	_	BCL1IF	SSP1IF	170
PIR4	_	—	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	170
IOCAP	_	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	206
IOCAN	_	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	206
IOCAF	_	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	206
IOCCP ⁽¹⁾	_	—	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	206
IOCCN ⁽¹⁾	_	_	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	206
IOCCF ⁽¹⁾	_	—	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	206
STATUS	_	_	_	TO	PD	Z	DC	С	114
VREGCON	_	_	_	_	_	_	VREGPM	Reserved	60
CPUDOZE	IDLEN	DOZEN	ROI	DOE	—		DOZE<2:0>		61
WDTCON0	—	_			WDTPS<4:0>			SEN	81
WDTCON1	—		WDTPS<2:0>		_		WINDOW<2:0>	•	82
Note 1: -	– = unimplemen	ted location, rea	ad as '0'. Shade	d cells are not u	sed in Power-D	own mode.			

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

7.0 PERIPHERAL MODULE DISABLE (PMD)

Sleep, Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume some amount of power. There may be cases where the application needs what these modes do not provide: the ability to allocate limited power resources to the CPU while eliminating power consumption from the peripherals.

The PIC18(L)F2x/4xK40 family addresses this requirement by allowing peripheral modules to be selectively enabled or disabled, placing them into the lowest possible power mode.

For legacy reasons, all modules are ON by default following any Reset.

7.1 Disabling a Module

Disabling a module has the following effects:

- All clock and control inputs to the module are suspended; there are no logic transitions, and the module will not function.
- The module is held in Reset.
- Any SFR becomes "unimplemented"
 - Writing is disabled
 - Reading returns 00h
- I/O functionality is prioritized as per Section 15.1, I/O Priorities
- All associated Input Selection registers are also disabled

7.2 Enabling a Module

When the PMD register bit is cleared, the module is re-enabled and will be in its Reset state (Power-on Reset). SFR data will reflect the POR Reset values.

Depending on the module, it may take up to one full instruction cycle for the module to become active. There should be no interaction with the module (e.g., writing to registers) for at least one instruction after it has been re-enabled.

7.3 Effects of a Reset

Following any Reset, each control bit is set to '0', enabling all modules.

7.4 System Clock Disable

Setting SYSCMD (PMD0, Register 7-1) disables the system clock (Fosc) distribution network to the peripherals. Not all peripherals make use of SYSCLK, so not all peripherals are affected. Refer to the specific peripheral description to see if it will be affected by this bit.

U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	DACMD	ADCMD	—	—	CMP2MD	CMP1MD	ZCDMD ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
u = Bit is uncl	hanged	x = Bit is unkn	iown	-n/n = Value a	t POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on condit	ion	
bit 7	Unimplemen	ted: Read as 'd)'				
bit 6	DACMD: Disa	able DAC bit					
	1 = DAC mod	dule disabled					
	0 = DAC mod	dule enabled					
bit 5	ADCMD: Disa	able ADC bit					
	1 = ADC mod	ule disabled					
	0 = ADC mod	dule enabled					
bit 4-3	Unimplemen	ted: Read as ')'				
bit 2	CMP2MD: Dis	sable Compara	tor CMP2 bit				
	1 = CMP2 m	odule disabled					
	0 = CMP2 m	odule enabled					
bit 1	CMP1MD: Dis	sable Compara	tor CMP1 bit				
	1 = CMP1 m	odule disabled					
bit 0	ZCDMD: Disa	ible Zero-Cross	S Detect modul	e bit ⁽¹⁾			
	$1 = 2CD \mod 1$	ule disabled					
	0 = ZCD mod	ule enabled					

REGISTER 7-3: PMD2: PMD CONTROL REGISTER 2

Note 1: Subject to ZCD bit in CONFIG2H.

	SPOREN	Davias Mada	BOB Mode	Instruction Execution upon:			
BORENST.02	JOREN	Device Mode	BOR WOUL	Release of POR	Wake-up from Sleep		
11	x	х	Active	Wait for release of BOR (BORRDY = 1)	Begins immediately		
		Awake	Active	Wait for release of BOR (BORRDY = 1)	N/A		
10	X	Sleep	Hibernate	N/A	Wait for release of BOR (BORRDY = 1)		
0.1	1	Х	Active	Wait for release of BOR	Pogina immediately		
UI	0	Х	Hibernate	(BORRDY = 1)	Begins inimediately		
00	х	Х	Disabled	Begins immediately			

TABLE 8-1: BOR OPERATING MODES

FIGURE 8-3: BROWN-OUT SITUATIONS



8.13 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON0 registers are updated to indicate the cause of the Reset. Table 8-3 shows the Reset conditions of these registers.

TABLE 8-3:	RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register ^(2,3)	PCON0 Register
Power-on Reset	0	-110 0000	0011 110x
Brown-out Reset	0	-110 0000	0011 11u0
MCLR Reset during normal operation	0	-uuu uuuu	uuuu Ouuu
MCLR Reset during Sleep	0	-10u uuuu	uuuu Ouuu
WDT Time-out Reset	0	-0uu uuuu	սսս0 սսսս
WDT Wake-up from Sleep	PC + 2	-00u uuuu	uuuu uuuu
WWDT Window Violation Reset	0	-uuu uuuu	uu0u uuuu
Interrupt Wake-up from Sleep	PC + 2 ⁽¹⁾	-10u 0uuu	uuuu uuuu
RESET Instruction Executed	0	-uuu uuuu	uuuu u0uu
Stack Overflow Reset (STVREN = 1)	0	-uuu uuuu	luuu uuuu
Stack Underflow Reset (STVREN = 1)	0	-uuu uuuu	uluu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Interrupt Enable bit (GIE) is set the return address is pushed on the stack and PC is loaded with the corresponding interrupt vector (depending on source, high or low priority) after execution of PC + 2.

2: If a Status bit is not implemented, that bit will be read as '0'.

3: Status bits Z, C, DC are reset by POR/BOR (Register 10-2).

9.2 Independent Clock Source

The WWDT can derive its time base from either the 31 kHz LFINTOSC or 31.25 kHz MFINTOSC internal oscillators, depending on the value of WDTE<1:0> Configuration bits.

If WDTE = 2'blx, then the clock source will be enabled depending on the WDTCCS<2:0> Configuration bits.

If WDTE = 2'b01, the SEN bit should be set by software to enable WWDT, and the clock source is enabled by the WDTCS bits in the WDTCON1 register.

Time intervals in this chapter are based on a minimum nominal interval of 1 ms. See **Section 37.0 "Electrical Specifications"** for LFINTOSC and MFINTOSC tolerances.

9.3 WWDT Operating Modes

The Windowed Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

9.3.1 WWDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WWDT is always on.

WWDT protection is active during Sleep.

9.3.2 WWDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WWDT is on, except in Sleep.

WWDT protection is not active during Sleep.

9.3.3 WWDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WWDT is controlled by the SEN bit of the WDTCON0 register.

WWDT protection is unchanged by Sleep. See Table 9-1 for more details.

TABLE 9-1:	WWDT OPERATING MODES
------------	----------------------

WDTE<1:0>	SEN	Device Mode	WWDT Mode
11	Х	Х	Active
1.0	37	Awake	Active
10	A	Sleep	Disabled
01	1	Х	Active
UI	0	Х	Disabled
00	Х	Х	Disabled

9.4 Time-out Period

If the WDTCPS<4:0> Configuration bits default to 5 'b11111, then the WDTPS bits of the WDTCON0 register set the time-out period from 1 ms to 256 seconds (nominal). If any value other than the default value is assigned to WDTCPS<4:0> Configuration bits, then the timer period will be based on the WDTCPS<4:0> bits in the CONFIG3L register. After a Reset, the default time-out period is 2s.

9.5 Watchdog Window

The Windowed Watchdog Timer has an optional Windowed mode that is controlled by the WDTCWS<2:0> Configuration bits and WINDOW<2:0> bits of the WDTCON1 register. In the Windowed mode, the CLRWDT instruction must occur within the allowed window of the WDT period. Any CLRWDT instruction that occurs outside of this window will trigger a window violation and will cause a WWDT Reset, similar to a WWDT time out. See Figure 9-2 for an example.

The window size is controlled by the WINDOW<2:0> Configuration bits, or the WINDOW<2:0> bits of WDTCON1, if WDTCWS<2:0> = 111.

The five Most Significant bits of the WDTTMR register are used to determine whether the window is open, as defined by the WINDOW<2:0> bits of the WDTCON1 register.

In the event of a window violation, a Reset will be generated and the WDTWV bit of the PCON0 register will be cleared. This bit is set by a POR or can be set in firmware.

9.6 Clearing the WWDT

The WWDT is cleared when any of the following conditions occur:

- Any Reset
- Valid CLRWDT instruction is executed
- Device enters Sleep
- Exit Sleep by Interrupt
- WWDT is disabled
- Oscillator Start-up Timer (OST) is running
- Any write to the WDTCON0 or WDTCON1
 registers

9.6.1 CLRWDT CONSIDERATIONS (WINDOWED MODE)

When in Windowed mode, the WWDT must be armed before a CLRWDT instruction will clear the timer. This is performed by reading the WDTCON0 register. Executing a CLRWDT instruction without performing such an arming action will trigger a window violation regardless of whether the window is open or not.

See Table 9-2 for more information.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
EB1h	CWGINPPS	—	—	—		(CWGINPPS<4:0)>		01000
EB0h	CCP2PPS	—	—	—			CCP2PPS<4:0	>		10001
EAFh	CCP1PPS	—	—	—			CCP1PPS<4:0	>		10010
EAEh	ADACTPPS	—	—	—		A	ADACTPPS<4:0	>		01100
EADh	T6INPPS	—	—	—			T6INPPS<4:0>	•		01111
EACh	T4INPPS	—	—	—			T4INPPS<4:0>	•		10101
EABh	T2INPPS	—	_	—			T2INPPS<4:0>			10011
EAAh	T5GPPS	—	—	—			T5GPPS<4:0>			01100
EA9h	T5CKIPPS	—	—	—			T5CKIPPS<4:0	>		10010
EA8h	T3GPPS	_	—	—			T3GPPS<4:0>			10000
EA7h	T3CKIPPS	_	—	—			T3CKIPPS<4:0	>		10000
EA6h	T1GPPS	_	—	—			T1GPPS<4:0>			01101
EA5h	T1CKIPPS	-	—	—			T1CKIPPS<4:0	>		10000
EA4h	TOCKIPPS	—	—	—			T0CKIPPS<4:0	>		0100
EA3h	INT2PPS	_	—	—			INT2PPS<4:0>			01010
EA2h	INT1PPS	—	—	—			INT1PPS<4:0>			01001
EA1h	INTOPPS	_	—	—			INT0PPS<4:0>			01000
EA0h	PPSLOCK	—	—	—	—	—	—	_	PPSLOCKED	0
E9Fh to E7Eh	_	Unimplemented								

TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K40 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

11.0 NONVOLATILE MEMORY (NVM) CONTROL

Nonvolatile Memory (NVM) is separated into two types: Program Flash Memory (PFM) and Data EEPROM Memory.

PFM, Data EEPROM, User IDs and Configuration bits can all be accessed using the NVMREG<1:0> bits of the NVMCON1 register.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

NVM can be protected in two ways, by either code protection or write protection. Code protection (CP and CPD bits in Configuration Word 5L) disables access, reading and writing to both PFM and Data EEPROM Memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all nonvolatile memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the PFM, as defined by the WRT bits of Configuration Word 4H. Write protection does not affect a device programmer's ability to read, write or erase the device.

	PC<20:0>	Execution	User Access		
Memory	TBLPTR<21:0> CPU NVMADDR<9:0> Execution		NVMREG	TABLAT	NVMDAT
User Flash Memory (PFM)	00 0000h ••• 01 FFFFh	Read	10	Read/ Write ⁽¹⁾	(3)
User IDs ⁽²⁾	20 0000h ••• 20 000Fh	No Access	x1	x1 Read/ Write	
Reserved	20 0010h 2F FFFFh	No Access	(3)		
Configuration	30 0000h ••• 30 000Bh	No Access	xl	x1 Read/ Write	
Reserved	30 000Ch 30 FFFFh	No Access	(3)		
User Data Memory (Data EEPROM)	31 0000h ••• 31 03FFh	No Access	00	00 _(3)	
Reserved	32 0000h 3F FFFBh	No Access	(3)		
Revision ID/ Device ID	3F FFFCh ••• 3F FFFFh	No Access	xl	Read	(3)

TABLE 11-1: NVM ORGANIZATION AND ACCESS INFORMATION

Note 1: Subject to Memory Write Protection settings.

2: User IDs are eight words ONLY. There is no code protection, table read protection or write protection implemented for this region.

3: Reads as '0', writes clear the WR bit and WRERR bit is set.

REGISTER 13-9: CRCXORH: CRC XOR HIGH BYTE REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			Х<′	5:8>			
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Res						other Resets	

bit 7-0 X<15:8>: XOR of Polynomial Term XN Enable bits

REGISTER 13-10: CRCXORL: CRC XOR LOW BYTE REGISTER

'0' = Bit is cleared

R/W-x/x	U-1						
			X<7:1>				—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 X<7:1>: XOR of Polynomial Term XN Enable bits

bit 0 Unimplemented: Read as '1'

'1' = Bit is set

13.3 CRC Functional Overview

The CRC module can be used to detect bit errors in the Flash memory using the built-in memory scanner or through user input RAM memory. The CRC module can accept up to a 16-bit polynomial with up to a 16-bit seed value. A CRC calculated check value (or checksum) will then be generated into the CRCACC<15:0> registers for user storage. The CRC module uses an XOR shift register implementation to perform the polynomial division required for the CRC calculation.

EXAMPLE 13-1: CRC EXAMPLE



14.4 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable and priority bits.

14.5 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are eight Peripheral Interrupt Request Flag registers (PIR0, PIR1, PIR2, PIR3, PIR4, PIR5, PIR6 and PIR7).

14.6 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are eight Peripheral Interrupt Enable registers (PIE0, PIE1, PIE2, PIE3, PIE4, PIE5, PIE6 and PIE7). When IPEN = 0, the PEIE/GIEL bit must be set to enable any of these peripheral interrupts.

14.7 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are eight Peripheral Interrupt Priority registers (IPR0, IPR1, IPR2, IPR3, IPR4 and IPR5, IPR6 and IPR7). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

18.3 **Programmable Prescaler**

A software programmable prescaler is available for exclusive use with Timer0. There are 16 prescaler options for Timer0 ranging in powers of two from 1:1 to 1:32768. The prescaler values are selected using the T0CKPS<3:0> bits of the T0CON1 register.

The prescaler is not directly readable or writable. Clearing the prescaler register can be done by writing to the TMR0L register or the T0CON0, T0CON1 registers or by any Reset.

18.4 **Programmable Postscaler**

A software programmable postscaler (output divider) is available for exclusive use with Timer0. There are 16 postscaler options for Timer0 ranging from 1:1 to 1:16. The postscaler values are selected using the TOOUTPS<3:0> bits of the TOCON0 register.

The postscaler is not directly readable or writable. Clearing the postscaler register can be done by writing to the TMR0L register or the T0CON0, T0CON1 registers or by any Reset.

18.5 **Operation During Sleep**

When operating synchronously, Timer0 will halt. When operating asynchronously, Timer0 will continue to increment and wake the device from Sleep (if Timer0 interrupts are enabled) provided that the input clock source is active.

18.6 Timer0 Interrupts

The Timer0 interrupt flag bit (TMR0IF) is set when either of the following conditions occur:

- 8-bit TMR0L matches the TMR0H value
- 16-bit TMR0 rolls over from 'FFFFh'

When the postscaler bits (T0OUTPS<3:0>) are set to 1:1 operation (no division), the T0IF flag bit will be set with every TMR0 match or rollover. In general, the TMR0IF flag bit will be set every T0OUTPS +1 matches or rollovers.

If Timer0 interrupts are enabled (TMR0IE bit of the PIE0 register = '1'), the CPU will be interrupted and the device may wake from Sleep (see **Section 18.2 "Clock Source Selection"** for more details).

18.7 Timer0 Output

The Timer0 output can be routed to any I/O pin via the RxyPPS output selection register (see **Section 17.0 "Peripheral Pin Select (PPS) Module**" for additional information). The Timer0 output can also be used by other peripherals, such as the auto-conversion trigger of the Analog-to-Digital Converter. Finally, the Timer0 output can be monitored through software via the Timer0 output bit (TOOUT) of the TOCON0 register (Register 18-1).

TMR0_out will be a pulse of one postscaled clock period when a match occurs between TMR0L and PR0 (Period register for TMR0) in 8-bit mode, or when TMR0 rolls over in 16-bit mode. The Timer0 output is a 50% duty cycle that toggles on each TMR0_out rising clock edge.

24.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces half-bridge, full-bridge, and steering of PWM waveforms. It is backwards compatible with previous CCP functions. The PIC18(L)F2x/4xK40 family has one instance of the CWG module.

The CWG has the following features:

- Six operating modes:
 - Synchronous Steering mode
 - Asynchronous Steering mode
 - Full-Bridge mode, Forward
 - Full-Bridge mode, Reverse
 - Half-Bridge mode
 - Push-Pull mode
- Output polarity control
- Output steering
- Independent 6-bit rising and falling event deadband timers
 - Clocked dead band
 - Independent rising and falling dead-band enables
- Auto-shutdown control with:
 - Selectable shutdown sources
 - Auto-restart option
 - Auto-shutdown pin override control

24.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 24.6 "Dead-Band Control"**.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in **Section 24.10 "Auto-Shutdown"**.

24.2 Operating Modes

The CWG module can operate in six different modes, as specified by the MODE<2:0> bits of the CWG1CON0 register:

- Half-Bridge mode
- Push-Pull mode
- Asynchronous Steering mode
- Synchronous Steering mode
- Full-Bridge mode, Forward
- Full-Bridge mode, Reverse

All modes accept a single pulse data input, and provide up to four outputs as described in the following sections.

All modes include auto-shutdown control as described in Section 24.10 "Auto-Shutdown"

Note: Except as noted for Full-bridge mode (Section 24.2.3 "Full-Bridge Modes"), mode changes should only be performed while EN = 0 (Register 24-1).

24.2.1 HALF-BRIDGE MODE

In Half-Bridge mode, two output signals are generated as true and inverted versions of the input as illustrated in Figure 24-2. A non-overlap (dead-band) time is inserted between the two outputs to prevent shoot through current in various power supply applications. Dead-band control is described in **Section 24.6 "Dead-Band Control"**. The output steering feature cannot be used in this mode. A basic block diagram of this mode is shown in Figure 24-1.

The unused outputs CWG1C and CWG1D drive similar signals, with polarity independently controlled by the POLC and POLD bits of the CWG1CON1 register, respectively.



26.10.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 26-30).

26.10.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

26.10.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 26-31).

26.10.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 26-30: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 26-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



29.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between consecutive conversions of the temperature indicator output.

TABLE 29-2:	SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR
-	

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDFVR<1:0>		ADFVR<1:0>		417

Legend: — = Unimplemented location, read as '0'. Shaded cells are unused by the temperature indicator module.

TABLE 31-3:	COMPUTATION	MODES

		Bit Clear Conditions	Value after Trig	Threshold Operations			Value at ADTIF interrupt			
Mode	ADMD	ADACC and ADCNT	ADACC	ADCNT	Retrigger	Threshold Test	Interrupt	ADAOV	ADFLTR	ADCNT
Basic	0	ADACLR = 1	Unchanged	Unchanged	No	Every Sample	If thresh- old=true	N/A	N/A	count
Accumulate	1	ADACLR = 1	S + ADACC or (S2-S1) + ADACC	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	Every Sample	If thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}	count
Average	2	ADACLR = 1 or ADCNT>=ADRPT at ADGO or retrigger	S + ADACC or (S2-S1) + ADACC	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}	count
Burst Average	3	ADACLR = 1 or ADGO set or retrigger	Each repetition: same as Average End with sum of all samples	Each repetition: same as Average End with ADCNT=ADRPT	Repeat while ADCNT <adrpt< td=""><td>lf ADCNT>= ADRPT</td><td>If thresh- old=true</td><td>ADACC Overflow</td><td>ADACC/2^{ADCRS}</td><td>ADRPT</td></adrpt<>	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}	ADRPT
Low-pass Filter	4	ADACLR = 1	S+ADACC-ADACC/ 2 ^{ADCRS} or (S2-S1)+ADACC-ADACC/ 2 ^{ADCRS}	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	Filtered Value	count

Note: S1 and S2 are abbreviations for Sample 1 and Sample 2, respectively. When ADDSEN = 0, S1 = ADRES; When ADDSEN = 1, S1 = ADREV and S2 = ADRES.