

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f24k40t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Allocation Tables

TABLE 1: 28-PIN ALLOCATION TABLE (PIC18(L)F24/25K40)

I/O ⁽²⁾	28-Pin SPDIP, SOIC, SSOP	28-Pin (U)QFN	A/D	Reference	Comparator	Timers	CCP	CWG	ZCD	Interrupt	EUSART	WSQ	MSSP	dn-IIn4	Basic
RA0	2	27	ANA0		C1IN0- C2IN0-		-		—	IOCA0			_	Y	_
RA1	3	28	ANA1	_	C1IN1- C2IN1-	_	_	_	—	IOCA1	_	_	_	Y	_
RA2	4	1	ANA2	DAC1OUT1 Vref- (DAC) Vref- (ADC)	C1IN0+ C2IN0+	_	Ι	-	Ι	IOCA2		-		Y	_
RA3	5	2	ANA3	Vref+ (DAC) Vref+ (ADC)	C1IN1+		_	1	_	IOCA3		MDCIN1 ⁽¹⁾		Y	
RA4	6	3	ANA4	_	_	T0CKI ⁽¹⁾	-	_		IOCA4	_	MDCIN2 ⁽¹⁾	_	Y	_
RA5	7	4	ANA5	_	-	_	_	_	_	IOCA5		MDMIN ⁽¹⁾	SS1 ⁽¹⁾	Y	
RA6	10	7	ANA6	_	—	—	—	—	_	IOCA6	-	—	_	Y	CLKOUT OSC2
RA7	9	6	ANA7	_		—				IOCA7	—	—	_	Y	OSC1 CLKIN
RB0	21	18	ANB0	—	C2IN1+	_		CWG1 ⁽¹⁾	ZCDIN	IOCB0 INT0 ⁽¹⁾	—	—	—	Y	—
RB1	22	19	ANB1	_	C1IN3- C2IN3-	_	-		-	IOCB1 INT1 ⁽¹⁾	—	_	_	Y	—
RB2	23	20	ANB2	_		_	_		_	IOCB2 INT2 ⁽¹⁾	_		_	Y	—
RB3	24	21	ANB3	_	C1IN2- C2IN2-	-	Ι	-		IOCB3		_	_	Y	
RB4	25	22	ANB4		_	T5G ⁽¹⁾	_		—	IOCB4	_	_		Y	_
RB5	26	23	ANB5	_	_	T1G ⁽¹⁾	—	_	—	IOCB5	_	_	_	Y	_
RB6	27	24	ANB6	_	_	_	_	_	_	IOCB6	_	_	_	Y	ICSPCLK
RB7	28	25	ANB7	DAC1OUT2	_	T6AIN ⁽¹⁾	_	—	—	IOCB7	_	_	_	Y	ICSPDAT

PIC18(L)F24/25K40

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers (Register 17-1).

2: All pin outputs default to PORT latch data. Any pin can be selected as a peripheral digital output with the PPS output selection registers.

3: These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

4: These pins are configured for 1²C logic levels; The SCLx/SDAx signals may be assigned to any of these pins. PPS assignments to the other pins (e.g., RB1) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the 1²C specific or SMBus input buffer thresholds.

10.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 10.2.3.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by two to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

10.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, or as a 35-word by 21-bit RAM with a 6-bit Stack Pointer in ICD mode. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special File registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits in the PCON0 register indicate if the stack is full or has overflowed or has underflowed.

10.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 10-1). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the Global Interrupt Enable (GIE) bits while accessing the stack to prevent inadvertent stack corruption.

10.6.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. Each FSR pair holds a 12-bit value, therefore, the four upper bits of the FSRnH register are not used. The 12-bit FSR value can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers; they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

10.6.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers which cannot be directly read or written. Accessing these registers actually accesses the location to which the associated FSR register pair points, and also performs a specific action on the FSR value. They are:

- POSTDEC: accesses the location to which the FSR points, then automatically decrements the FSR by 1 afterwards
- POSTINC: accesses the location to which the FSR points, then automatically increments the FSR by 1 afterwards
- PREINC: automatically increments the FSR by one, then uses the location to which the FSR points in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the location to which the result points in the operation.

In this context, accessing an INDF register uses the value in the associated FSR register without changing it. Similarly, accessing a PLUSW register gives the FSR value an offset by that in the W register; however, neither W nor the FSR is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR register.



FIGURE 10-6: INDIRECT ADDRESSING

13.0 CYCLIC REDUNDANCY CHECK (CRC) MODULE WITH MEMORY SCANNER

The Cyclic Redundancy Check (CRC) module provides a software-configurable hardware-implemented CRC checksum generator. This module includes the following features:

- Any standard CRC up to 16 bits can be used
- Configurable Polynomial
- · Any seed value up to 16 bits can be used
- · Standard and reversed bit order available
- Augmented zeros can be added automatically or by the user
- Memory scanner for fast CRC calculations on program memory user data
- Software loadable data registers for communication CRC's

13.1 CRC Module Overview

The CRC module provides a means for calculating a check value of program memory. The CRC module is coupled with a memory scanner for faster CRC calculations. The memory scanner can automatically provide data to the CRC module. The CRC module can also be operated by directly writing data to SFRs, without using a scanner.

REGISTER 13-6:	CRCACCL: CRC ACCUMULATOR LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
			ACC	<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is clea	red						

bit 7-0

ACC<7:0>: CRC Accumulator Register bits Writing to this register writes to the CRC accumulator register through the CRC write bus. Reading from this register reads the CRC accumulator.

REGISTER 13-7: CRCSHIFTH: CRC SHIFT HIGH BYTE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
SHIFT<15:8>									
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SHIFT<15:8>: CRC Shifter Register bits Reading from this register reads the CRC Shifter.

REGISTER 13-8: CRCSHIFTL: CRC SHIFT LOW BYTE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			SHIF	Γ<7:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SHIFT<7:0>: CRC Shifter Register bits

Reading from this register reads the CRC Shifter.

^{© 2016-2017} Microchip Technology Inc.

R/W-0/0

R/W-0/0

HLVDIF	ZCDIF	—	—	_	—	C2IF	C1IF		
bit 7							bit 0		
Legend:									
R = Readable bitW = Writable bitU = Unimplemented bit. read as '0'				U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown		
bit 7	HLVDIF: HLV	D Interrupt Flag	g bit						
	1 = HLVD inte	errupt event ha	is occurred						
	0 = HLVD inte	errupt event ha	is not occurre	d or has not be	en set up				
bit 6	ZCDIF: Zero-	Cross Detect Ir	nterrupt Flag b	bit					
	1 = ZCD Out	put has change	ed (must be cl	eared in softwa	are)				
	0 = ZCD Out	put has not cha	anged						
bit 5-2	Unimplement	ted: Read as '	כ'						
bit 1	C2IF: Compar	rator 2 Interrup	t Flag bit						
	1 = Compara	tor C2 output h	as changed (must be cleare	ed by software)				
	0 = Compara	tor C2 output h	as not change	ed					
bit 0	C1IF: Compar	rator 1 Interrup	t Flag bit						
	1 = Compara	tor C1 output h	as changed (must be cleare	ed by software)				
	0 = Compara	tor C1 output h	as not change	ed					

U-0

U-0

REGISTER 14-4: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

U-0

U-0

R/W-0/0

R/W-0/0

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
SCANIE	CRCIE	NVMIE		—	<u> </u>	—	CWG1IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	SCANIE: SCA 1 = Enabled 0 = Disabled	AN Interrupt En	able bit				
bit 6	CRCIE: CRC 1 = Enabled 0 = Disabled	Interrupt Enabl	e bit				
bit 5	NVMIE: NVM 1 = Enabled 0 = Disabled	Interrupt Enab	le bit				
bit 4-1	Unimplement	ted: Read as 'd)'				
bit 0	CWG1IE: CW 1 = Enabled 0 = Disabled	/G Interrupt Ena	able bit				

REGISTER 14-17: PIE7: PERIPHERAL INTERRUPT ENABLE REGISTER 7

20.5.4 LEVEL-TRIGGERED HARDWARE LIMIT MODE

In the Level-Triggered Hardware Limit Timer modes the counter is reset by high or low levels of the external signal TMRx_ers, as shown in Figure 20-7. Selecting MODE<4:0> = 00110 will cause the timer to reset on a low level external signal. Selecting MODE<4:0> = 00111 will cause the timer to reset on a high level external signal. In the example, the counter is reset while TMRx_ers = 1. ON is controlled by BSF and BCF instructions. When ON = 0 the external signal is ignored.

When the CCP uses the timer as the PWM time base then the PWM output will be set high when the timer starts counting and then set low only when the timer count matches the CCPRx value. The timer is reset when either the timer count matches the PRx value or two clock periods after the external Reset signal goes true and stays true.

The timer starts counting, and the PWM output is set high, on either the clock following the PRx match or two clocks after the external Reset signal relinquishes the Reset. The PWM output will remain high until the timer counts up to match the CCPRx pulse width value. If the external Reset signal goes true while the PWM output is high then the PWM output will remain high until the Reset signal is released allowing the timer to count up to match the CCPRx value.





22.1 **PWMx Pin Configuration**

All PWM outputs are multiplexed with the PORT data latch. The user must configure the pins as outputs by clearing the associated TRIS bits.

22.1.1 FUNDAMENTAL OPERATION

The PWM module produces a 10-bit resolution output. The PWM timer can be selected using the PxTSEL bits in the CCPTMRS register. The default selection for PWMx is TMR2. Please note that the PWM module operation in the following sections is described with respect to TMR2. Timer2 and PR2 set the period of the PWM. The PWMxDCL and PWMxDCH registers configure the duty cycle. The period is common to all PWM modules, whereas the duty cycle is independently controlled.

Note: The Timer2 postscaler is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

All PWM outputs associated with Timer2 are set when TMR2 is cleared. Each PWMx is cleared when TMR2 is equal to the value specified in the corresponding PWMxDCH (8 MSb) and PWMxDCL<7:6> (2 LSb) registers. When the value is greater than or equal to PR2, the PWM output is never cleared (100% duty cycle).

Note: The PWMxDCH and PWMxDCL registers are double buffered. The buffers are updated when Timer2 matches PR2. Care should be taken to update both registers before the timer match occurs.

22.1.2 PWM OUTPUT POLARITY

The output polarity is inverted by setting the PWMxPOL bit of the PWMxCON register.

22.1.3 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 22-1. It is required to have Fosc/4 as the clock input to TMR2/4/6 for correct PWM operation.

EQUATION 22-1: PWM PERIOD

$$PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$$
$$(TMR2 Prescale Value)$$
Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWM output is active. (Exception: When the PWM duty cycle = 0%, the PWM output will remain inactive.)
- The PWMxDCH and PWMxDCL register values are latched into the buffers.

Note: The Timer2 postscaler has no effect on the PWM operation.

22.1.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDCH and PWMxDCL register pair. The PWMxDCH register contains the eight MSbs and the PWMxDCL<7:6>, the two LSbs. The PWMxDCH and PWMxDCL registers can be written to at any time.

Equation 22-2 is used to calculate the PWM pulse width.

Equation 22-3 is used to calculate the PWM duty cycle ratio.

EQUATION 22-2: PULSE WIDTH

Pulse Width = (PWMxDCH:PWMxDCL<7:6>) •

TOSC • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc

EQUATION 22-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(PWMxDCH:PWMxDCL<7:6>)}{4(PR2+1)}$

The 8-bit timer TMR2 register is concatenated with the two Least Significant bits of 1/Fosc, adjusted by the Timer2 prescaler to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
P4TSE	L<1:0>	P3TSEI	_<1:0>	C2TSE	L<1:0>	C1TSEI	_<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7-6	P4TSEL<1:0> 11 = PWM4 10 = PWM4 01 = PWM4 00 = Reserve	PWM4 Timer based on TMR based on TMR based on TMR based on TMR based on TMR	⁻ Selection bit 6 4 2	S			
bit 5-4	P3TSEL<1:0> 11 = PWM3 = 10 = PWM3 = 01 = PWM3 = 00 = Reserve	PWM3 Timer based on TMR based on TMR based on TMR based on TMR based	- Selection bit 6 4 2	S			
bit 3-2	C2TSEL<1:02 11 = CCP2 is 10 = CCP2 is 01 = CCP2 is 00 = Reserve	CCP2 Timer based off Time based off Time based off Time d	Selection bits er5 in Capture er3 in Capture er1 in Capture	s e/Compare mod e/Compare mod e/Compare mod	e and Timer6 ir e and Timer4 ir e and Timer2 ir	n PWM mode n PWM mode n PWM mode	
bit 1-0	C1TSEL<1:0> 11 = CCP1 is 10 = CCP1 is 01 = CCP1 is 00 = Reserved	CCP1 Timer based off Time based off Time based off Time d	Selection bits er5 in Capture er3 in Capture er1 in Capture	s e/Compare mod e/Compare mod e/Compare mod	e and Timer6 ir e and Timer4 ir e and Timer2 ir	n PWM mode n PWM mode n PWM mode	

REGISTER 22-2: CCPTMRS: CCP TIMERS CONTROL REGISTER

PIC18(L)F24/25K40



						- /	
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P ⁽¹⁾	S ⁽¹⁾	R/W ^(2,3)	UA	BF
bit 7	•		•	·	·	·	bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	nown
bit 7	SMP: Slew F	Rate Control bit					
	In Master or	Slave mode:					
	1 = Slew rat	e control is disa	bled for Stan	dard Speed mode (de (100 kHz an 100 kHz)	d 1 MHz)	
hit 6		e control is ella			+00 KI IZ)		
	In Master or	Slave mode.					
	1 = Enables	SMBus-specific	inputs				
	0 = Disables	SMBus-specific	inputs				
bit 5	D/A: Data/Ad	ddress bit					
	In Master mo	<u>ode:</u>					
	Reserved.	10.					
	1 = Indicates	s that the last by	te received o	r transmitted wa	as data		
	0 = Indicates	that the last by	te received o	r transmitted wa	as address		
bit 4	P: Stop bit ⁽¹⁾	1					
	1 = Indicates	that a Stop bit	has been det	ected last			
hit 0	$0 = \text{Stop bit } \mathbf{v}$	was not detected	I IAST				
5 110	5: Start Dit(")	that a Start hit	han haan dat	octod last			
	1 = Indicates 0 = Start bit v	was not detected	d last	ected last			
bit 2	R/W: Read/	Vrite Information	n bit ^(2,3)				
	In Slave mod	<u>de:</u>					
	1 = Read						
	0 = vvrite	de:					
	1 = Transmit	is in progress					
	0 = Transmit	is not in progre	SS				
bit 1	UA: Update	Address bit (10-	Bit Slave mo	de only)			
	1 = Indicates	that the user not need t	eeds to updat	te the address i	in the SSPxADE) register	
bit 0	BF: Buffer Fi	ull Status bit					
5100	In Transmit r	node:					
	1 = SSPxBU	F is full					
	0 = SSPxBU	F is empty					
	$\frac{\text{In Receive } m}{1 = SSP_VPL}$	<u>10de:</u> E is full (does p	nt include the	ACK and Ston	hits)		
	0 = SSPxBU	F is empty (doe	s not include	the ACK and S	Stop bits)		
Note 1:	This hit is closers	d on Poact and	when CODE	l is cloared			
NULE 1: 2.	This bit holds the	$\sim R/W$ hit inform	ation followin	n is ucaieu. n the last addre	ess match This	hit is only valid	from the
٤.	address match to	o the next Start	bit. Stop bit o	not ACK bit.		Sit is only valu	

REGISTER 26-6: SSPxSTAT: MSSPx STATUS REGISTER (I²C MASTER MODE)

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

26.8 I²C Mode Operation

All MSSP I²C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I²C devices.

26.8.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the eighth falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

26.8.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I^2C communication that have definitions specific to I^2C . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I^2C specification.

26.8.3 SDA AND SCL PINS

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

- Note 1: Data is tied to output zero when an I²C mode is enabled.
 - 2: Any device pin can be selected for SDA and SCL functions with the PPS peripheral. These functions are bidirectional. The SDA input is selected with the SSPxDATPPS registers. The SCL input is selected with the SSPxCLKPPS registers. Outputs are selected with the RxyPPS registers. It is the user's responsibility to make the selections so that both the input and the output for each function is on the same pin.

26.8.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 26-2: I²C BUS TERMS

TEDM	Deparimtion
	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is out- putting and expected high state.

^{© 2016-2017} Microchip Technology Inc.

27.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 27-1 and Figure 27-2.





27.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDxCON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPxBRG begins counting up using the BRG counter clock as shown in Figure 27-6. The fifth rising edge will occur on the RXx pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPxBRGH, SPxBRGL register pair, the ABDEN bit is automatically cleared and the RCxIF interrupt flag is set. The value in the RCxREG needs to be read to clear the RCxIF interrupt. RCxREG content should be discarded. When calibrating for modes that do not use the SPxBRGH register the user can verify that the SPxBRGL register did not overflow by checking for 00h in the SPxBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 27-6. During ABD, both the SPxBRGH and SPxBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPxBRGH and SPxBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 27.4.3 "Auto-Wake-up on Break").
 - It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPxBRGH:SPxBRGL register pair.

TABLE 27-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
1	1	Fosc/4	Fosc/32
1	0	Fosc/16	Fosc/128
0	1	Fosc/16	Fosc/128
0	0	Fosc/64	Fosc/512

Note: During the ABD sequence, SPxBRGL and SPxBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

FIGURE 27-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	<u>χ 0000h</u>		001Ch
RXx pin		Star	t bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 5	stop bit
BRG Clock		huuuuu		; Aununnaraurannannan
	Set by User —	1 I		Auto Cleared
ABDEN bit	. (]		, , ,
RCIDL		1 1 1 1		i i
RCxIF bit (Interrupt)		·		
Read RCxREG		1 1		
SPxBRGL		 	XXh	1Ch
SPxBRGH		•	XXh	00h

30.6 Register Definitions: DAC Control

Long bit name prefixes for the DAC peripheral is shown in Table 30-1. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information.

TABLE 30-1:

Peripheral	Bit Name Prefix
DAC	DAC

REGISTER 30-1: DAC1CON0: DAC CONTROL REGISTER

R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
EN	—	OE1	OE2	PSS	<1:0>	—	NSS
bit 7							bit 0

I

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	EN: DAC Enable bit 1 = DAC is enabled 0 = DAC is disabled
bit 6	Unimplemented: Read as '0'
bit 5	 OE1: DAC Voltage Output Enable bit 1 = DAC voltage level is output on the DAC1OUT1 pin 0 = DAC voltage level is disconnected from the DAC1OUT1 pin
bit 4	 OE2: DAC Voltage Output Enable bit 1 = DAC voltage level is output on the DAC1OUT2 pin 0 = DAC voltage level is disconnected from the DAC1OUT2 pin
bit 3-2	<pre>PSS<1:0>: DAC Positive Source Select bit 11 = Reserved 10 = FVR buffer 01 = VREF+ 00 = AVDD</pre>
bit 1	Unimplemented: Read as '0'
bit 0	NSS: DAC Negative Source Select bit 1 = VREF- 0 = AVSS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE/GIEH	PEIE/GIEL	IPEN		—	INT2EDG	INT1EDG	INT0EDG	166
PIE1	OSCFIE	CSWIE	_	_	_	_	ADTIE	ADIE	176
PIR1	OSCFIF	CSWIF	_	_	—	—	ADTIF	ADIF	168
ADCON0	ADON	ADCON	-	ADCS	—	ADFM	—	ADGO	441
ADCON1	ADPPOL	ADIPEN	ADGPOL	—	_	—	—	ADDSEN	442
ADCON2	ADPSIS	A	DCRS<2:0	>	ADACLR		ADMD<2:0>	>	443
ADCON3	—	A	DCALC<2:0	>	ADSOI	A	DTMD<2:0	>	444
ADACT	—	—	—	—		ADAC	T<4:0>		443
ADRESH				ADRES	SH<7:0>				451, 451
ADRESL				ADRES	SL<7:0>				451, 452
ADPREVH				ADPRE	V<15:8>				452
ADPREVL				ADPRE	V<7:0>				453
ADACCH				ADACO	C<15:8>				453
ADACCL				ADAC	C<7:0>				453
ADSTPTH	ADSTPT<15:8>								454
ADSTPT	ADSTPT<7:0>								454
ADERRL	ADERR<7:0>								455
ADLTHH	ADLTH<15:8>								455
ADLTHL	ADLTH<7:0>								455
ADUTHH	ADUTH<15:8>							456	
ADUTHL	ADUTH<7:0>							456	
ADSTAT	ADAOV ADUTHR ADLTHR ADMATH ADSTAT<3:0>							445	
ADCLK	—	—			ADCS	S<5:0>			446
ADREF	—	—		ADNREF	—	—	ADPRE	EF<1:0>	446
ADPCH	— — ADPCH<5:0>						447		
ADPRE	ADPRE<7:0>							448	
ADACQ				ADAC	Q<7:0>				448
ADCAP	— — — ADCAP<4:0>							449	
ADRPT				ADRP	T<7:0>				449
ADCNT				ADCN	T<7:0>				450
ADFLTRH				ADFLTI	R<15:8>				450
ADFLTRL	ADFLTR<7:0>							450	
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/K<1:0>	ADFV	K<1:0>	417
DAC1CON1		-	-		000		• 		423
USUSTAT	EXTOR	HFUR	MFOR	LFOR	SUR	ADOR		PLLK	35

TABLE 31-5:	SUMMARY OF REGISTERS ASSOCIATED WITH ADC
-------------	--

Legend: -= unimplemented read as '0'. Shaded cells are not used for the ADC module.

32.2 Register Definitions: Comparator Control

Long bit name prefixes for the Comparators are shown in Table 32-1. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information.

TABLE 32-1:

Peripheral	Bit Name Prefix
C1	C1
C2	C2

REGISTER 32-1: CMxCON0: COMPARATOR x CONTROL REGISTER 0

R/W-0/0	R-0/0	U-0	R/W-0/0	U-0	U-1	R/W-0/0	R/W-0/0
EN	OUT	—	POL	—	—	HYS	SYNC
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EN: Comparator Enable bit				
	 1 = Comparator is enabled 0 = Comparator is disabled and consumes no active power 				
bit 6	OUT: Comparator Output bit				
	$\frac{\text{If POL} = 0 \text{ (non-inverted polarity)}:}{1 = CxVP > CxVN}$ $0 = CxVP < CxVN$ $\frac{\text{If POL} = 1 \text{ (inverted polarity)}:}{1 = CxVP < CxVN}$				
	0 = CxVP > CxVN				
bit 5	Unimplemented: Read as '0'				
bit 4	POL: Comparator Output Polarity Select bit				
	 1 = Comparator output is inverted 0 = Comparator output is not inverted 				
bit 3	Unimplemented: Read as '0'				
bit 2	Unimplemented: Read as '1'				
bit 1	HYS: Comparator Hysteresis Enable bit				
	 1 = Comparator hysteresis enabled 0 = Comparator hysteresis disabled 				
bit 0	SYNC: Comparator Output Synchronous Mode bit				
	 1 = Comparator output to Timer1/3/5 and I/O pin is synchronous to changes on Timer1 clock source. 0 = Comparator output to Timer1/3/5 and I/O pin is asynchronous Output updated on the falling edge of Timer1/3/5 clock source. 				

PIC18(L)F24/25K40

RLNCF	Rotate Left f (No Carry)				
Syntax:	RLNCF	f {,d {,a}}			
Operands:	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	$(f \le n >) \rightarrow d$ $(f \le 7 >) \rightarrow d$	$(f < n >) \rightarrow dest < n + 1 >,$ $(f < 7 >) \rightarrow dest < 0 >$			
Status Affected:	N, Z	N, Z			
Encoding:	0100	01da ffi	ff ffff		
Description:	The conter one bit to t is placed ir stored back If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enab in Indexed mode when tion 35.2.3 Oriented I eral Offset	The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.			
vvords:	1				
Cycles:	1				
Q Cycle Activity:	~~		<i></i>		
Q1	Q2 Deed	Q3	Q4		
Decode	register 'f'	Data	destination		
Example:	RLNCF	REG, 1,	0		
Before Instruc REG After Instructio	tion = 1010 1 on	011			
REG	= 0101 0	111			

RRCF	Rotate Ri	Rotate Right f through Carry				
Syntax:	d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$				
Operation:	$(f) \rightarrow dest,$ $(f<0>) \rightarrow C,$ $(C) \rightarrow dest<7>$					
Status Affected:	C, N, Z					
Encoding:	0011	00da ffi	f ffff			
	one bit to the right through the CARRY flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.					
Words [.]	1					
Cycles:	1					
	·					
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:	RRCF	REG, 0, 0)			
Before Instruction						
REG	110					
After Instruction						
REG = 1110 0110						
W	= 0111 0	011				
С	= 0					



TABLE 37-10:	I/O AND CLKOUT	TIMING SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
IO1*	T _{CLKOUTH}	CLKOUT rising edge delay (rising edge Fosc (Q1 cycle) to falling edge CLKOUT	_	—	70	ns	
IO2*	T _{CLKOUTL}	CLKOUT falling edge delay (rising edge Fosc (Q3 cycle) to rising edge CLKOUT	—	—	72	ns	
IO3*	T _{IO_VALID}	Port output valid time (rising edge Fosc (Q1 cycle) to port valid)	—	50	70	ns	
IO4*	T _{IO_SETUP}	Port input setup time (Setup time before rising edge Fosc – Q2 cycle)	20	_		ns	
IO5*	T _{IO_HOLD}	Port input hold time (Hold time after rising edge Fosc – Q2 cycle)	50	—	_	ns	
106*	T _{IOR_SLREN}	Port I/O rise time, slew rate enabled	_	25	_	ns	VDD = 3.0V
107*	T _{IOR_SLRDIS}	Port I/O rise time, slew rate disabled		5	—	ns	VDD = 3.0V
IO8*	T _{IOF_SLREN}	Port I/O fall time, slew rate enabled	_	25		ns	VDD = 3.0V
109*	T _{IOF_SLRDIS}	Port I/O fall time, slew rate disabled	_	5		ns	VDD = 3.0V
IO10*	T _{INT}	INT pin high or low time to trigger an interrupt	25	—		ns	
IO11*	T _{IOC}	Interrupt-on-Change minimum high or low time to trigger interrupt	25	—		ns	

-			
			/ . I
	Standard ()norating	1 CONDITIONS	(1101066 0T00rW/60 6T2T00)
	Sianuaru Vuerannu		
L	Standard Oberating	Conditions	(Unless otherwise stated)

*These parameters are characterized but not tested.