

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k40-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data memory are controlled independently. Internal access to the program memory is unaffected by any code protection setting.

3.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Self-writing the program memory is dependent upon the write protection setting. See **Section 3.4 "Write Protection"** for more information.

3.3.2 DATA MEMORY PROTECTION

The entire Data EEPROM Memory space is protected from external reads and writes by the CPD bit in the Configuration Words. When $\overline{CPD} = 0$, external reads and writes of Data EEPROM Memory are inhibited and a read will return all '0's. The CPU can continue to read Data EEPROM Memory regardless of the protection bit settings.

3.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

3.5 User ID

Eight words in the memory space (200000h-200000Fh) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 11.2 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "PIC18(L)F2X/4XK40 Memory Programming Specification" (DS40001772).

4.2 Register Definitions: Oscillator Control

REGISTER 4-1: OSCCON1: OSCILLATOR CONTROL REGISTER1

U-0	R/W-f/f	R/W-f/f	R/W-f/f	R/W-q/q	R/W-q/q	R/W-q/q	R/W-q/q
—	NOSC<2:0>			- NOSC<2:0> NDIV<3:0>			
bit 7				·			bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimpler	nented bit, read	1 as '0'		

u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	f = determined by fuse setting
		q = Reset value is determined by hardware

bit 7	Unimplemented: Read as '0'
bit 6-4	NOSC<2:0>: New Oscillator Source Request bits ^(1,2,3)
	The setting requests a source oscillator and PLL combination per Table 4-2.
	POR value = RSTOSC (Register 3-1).
bit 3-0	NDIV<3:0>: New Divider Selection Request bits ^(2,3)

The setting determines the new postscaler division ratio per Table 4-2.

- Note1: The default value (f/f) is determined by the RSTOSC Configuration bits. See Table 4-1below.
 - 2: If NOSC is written with a reserved value (Table 4-2), the operation is ignored and neither NOSC nor NDIV is written.
 - 3: When CSWEN = 0, this register is read-only and cannot be changed from the POR value.

TABLE 4-1:	DEFAULT OSCILLATOR SETTINGS USING RSTOSC BITS
------------	---

PSTOSC	SF	R Reset Value					
RSIUSC	NOSC/COSC	CDIV	eset Values Initial Fosc Frequency CDIV OSCFRQ Initial Fosc Frequency 1:1 A MHz EXTOSC per FEXTOSC 4:1 A MHz Fosc = 1 MHz (4 MHz/4 1:1 LFINTOSC 1:1 SOSC Reserved 1:1 4 MHz EXTOSC + 4xPLL (1) Reserved 1:1 64 MHz Fosc = 64 MHz	Initial FOSC Frequency			
111	111	1:1		EXTOSC per FEXTOSC			
110	110	4:1	4 1411-	Fosc = 1 MHz (4 MHz/4)			
101	101	1:1	4 MHZ	LFINTOSC			
100	100	1:1		SOSC			
011			Reserve	ed			
010	010	1:1	4 MHz	EXTOSC + 4xPLL (1)			
001		Reserved					
000	110	1:1	64 MHz	Fosc = 64 MHz			

Note 1: EXTOSC must meet the PLL specifications (Table 37-9).

U-0	R/W-0/0	U-0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
	UART1MD		MSSP1MD	—	—	—	CWG1MD
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value a	t POR and BOR	Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on conditio	on	
bit 7	Unimplement	ed: Read as '0'					
bit 6	UART1MD: Di	sable EUSART1	bit				
	1 = EUSART1	I module disable	ed a				
5 H F	U = EUSART		a				
bit 5	Unimplement	ed: Read as '0'					
bit 4	MSSP1MD: Di	sable MSSP1 b	it				
	1 = MSSP1 m	odule disabled					
bit 3-1	Unimplement	ed: Read as '0'					
bit 0	CWG1MD: Dis	able CWG1 Mo	dule bit				
	1 = CWG1 m	odule disabled					
	0 = CWG1 m	odule enabled					

REGISTER 7-5: PMD4: PMD CONTROL REGISTER 4

FIGURE 10-4: DATA MEMORY MAP FOR PIC18(L)F2X/4XK40 DEVICES



Note 1: It depends on the number of SFRs. Refer to Table 10-3 and Table 10-4.

10.4.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h⁻5Fh) in Bank 0 and the last 160 bytes of memory (60h⁻FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 10-4).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 10.7.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

10.4.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

10.4.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top portion of Bank 15 (F38h to FFFh). A list of these registers is given in Table 10-3 and Table 10-4.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

11.3.5 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 11-5: DATA EEPROM READ

; Data Memory	Address to read		
	BCF NVMCON1, NVMREG0	;	Setup Data EEPROM Access
	BCF NVMCON1, NVMREG1	;	Setup Data EEPROM Access
	MOVF EE_ADDRL, W	;	
	MOVWF NVMADRL	;	Setup Address low byte
	MOVF EE_ADDRH, W	;	
	MOVWF NVMADRH	;	Setup Address high byte (if applicable)
	BSF NVMCON1, RD	;	Issue EE Read
	MOVF NVMDAT, W	;	$W = EE_DATA$

EXAMPLE 11-6: DATA EEPROM WRITE

; Data Memory Add	ress to write		
BCF	NVMCON1, NVMREG0	;	Setup Data EEPROM access
BCF	NVMCON1, NVMREG1	;	Setup Data EEPROM access
MOVF	EE_ADDRL, W	;	
MOVWF	NVMADRL	;	Setup Address low byte
MOVF	EE_ADDRH, W	;	
MOVWF	NVMADRH	;	Setup Address high byte (if applicable)
; Data Memory Val	ue to write		
MOVF	EE_DATA, W	;	
MOVWF	NVMDAT	;	
; Enable writes			
BSF	NVMCON1, WREN	;	
; Disable interru	pts		
BCF	INTCON, GIE	;	
; Required unlock	sequence		
MOVLW	55h	;	
MOVWF	NVMCON2	;	
MOVLW	AAh	;	
MOVWF	NVMCON2	;	
; Set WR bit to b	egin write		
BSF	NVMCON1, WR	;	
; Wait for write t	o complete		
BTFSC	NVMCON1, WR		
BRA	\$-2		
; Enable INT			
BSF	INTCON, GIE	;	
; Disable writes			
BCF	NVMCON1, WREN	;	

11.4 Register Definitions: Nonvolatile Memory

REGISTER 11-1: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

R/W-0/	0 R/W-0/0	U-0	R/S/HC-0/0	R/W/HS-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
NV	MREG<1:0>	_	FREE	WRERR	WREN	WR	RD
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	HC = Bit is cle	eared by hardw	vare	
x = Bit is ι	Inknown	-n = Value at	POR	S = Bit can be	e set by softwa	re, but not clea	ared
'0' = Bit is	cleared	'1' = Bit is set		U = Unimplem	nented bit, read	d as '0'	
bit 7-6 NVMREG<1:0>: NVM Region Selection bit 10 =Access PFM Locations x1 = Access User IDs, Configuration Bits, Rev ID and Device ID 00 = Access Data EEPROM Memory Locations							
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	FREE: Progra 1 = Perform 0 = The nex	am Flash Mem s an erase ope t WR comman	ory Erase Enal eration on the r d performs a w	ble bit ⁽¹⁾ next WR comma vrite operation	and		
SKO	1 = A write o or WR w or WR w or WR w 0 = All write	operation was vas written to 1 vas written to 1 vas written to 1 operations ha	interrupted by a 'b1 when an in 'b1 when NVM 'b1 when a wri ve completed r	a Reset (hardw walid address is IREG<1:0> and ite-protected ad normally	are set), s accessed (Ta l address do n ldress is acces	able 10-1, Table ot point to the s ssed (Table 10-	e 11-1) same region 2).
bit 2	WREN: Progr 1 = Allows p 0 = Inhibits p	ram/Erase Ena program/erase programming/e	ble bit and refresh cy erasing and use	cles er refresh of NV	′M		
bit 1	bit 1 WR: Write Control bit ^(5,6,7) When NVMREG points to a Data EEPROM Memory location: 1 = Initiates an erase/program cycle at the corresponding Data EEPROM Memory location When NVMREG points to a PFM location: 1 = Initiates the PFM write operation with data from the holding registers 0 = NVM program/erase operation is complete and inactive						
bit 0	RD: Read Co 1 = Initiates 0 = NVM rea	ntrol bit ⁽⁸⁾ a read at addr ad operation is	ess pointed by complete and	NVMREG and inactive	NVMADR, an	d loads data in	to NVMDAT
Note 1: 2: 3: 4: 5: 6: 7:	This can only be u This bit is set when completed succes Bit must be cleare Bit may be written This bit can only b Operations are set Once a write opera	sed with PFM. n WR = 1 and sfully. d by the user; to '1' by the us e set by follow lf-timed and the ation is initiated	clears when th hardware will r ser in order to i ing the unlock e WR bit is clea d, setting this b	e internal progr not clear this bit mplement test sequence of Se ared by hardwa it to zero will ha	amming timer sequences. ection 11.1.4 " re when comp ave no effect.	expires or the NVM Unlock a lete.	write is Sequence".

8: The bit can only be set in software. The bit is cleared by hardware when the operation is complete.

13.0 CYCLIC REDUNDANCY CHECK (CRC) MODULE WITH MEMORY SCANNER

The Cyclic Redundancy Check (CRC) module provides a software-configurable hardware-implemented CRC checksum generator. This module includes the following features:

- Any standard CRC up to 16 bits can be used
- Configurable Polynomial
- · Any seed value up to 16 bits can be used
- · Standard and reversed bit order available
- Augmented zeros can be added automatically or by the user
- Memory scanner for fast CRC calculations on program memory user data
- Software loadable data registers for communication CRC's

13.1 CRC Module Overview

The CRC module provides a means for calculating a check value of program memory. The CRC module is coupled with a memory scanner for faster CRC calculations. The memory scanner can automatically provide data to the CRC module. The CRC module can also be operated by directly writing data to SFRs, without using a scanner.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
SCANIF	CRCIF	NVMIF	_	_	—	—	CWG1IF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	ıown
bit 7	SCANIF: SCA	AN Interrupt Fla	ig bit				
	1 = SCAN inte	errupt has occu	rred (must be	cleared in sof	ftware)		
	0 = SCAN inte	errupt has not o	occurred or ha	is not been sta	arted		
bit 6	CRCIF: CRC	Interrupt Flag b	bit				
	1 = CRC inter	rupt has occuri	red (must be o	cleared in soft	ware)		
	0 = CRC inter	rupt has not oc	curred or has	not been star	ted		
bit 5	NVMIF: NVM	Interrupt Flag I	oit				
	1 = NVM inter	rrupt has occur	red (must be o	cleared in soft	ware)		
	0 = NVM inter	rrupt has not oc	curred or has	not been star	ted		
bit 4-1	Unimplemen	ted: Read as 'd)'				
bit 0	CWG1IF: CW	/G Interrupt Fla	g bit				
	1 = CWG interrupt has occurred (must be cleared in software) 0 = CWG interrupt has not occurred or has not been started						

REGISTER 14-9: PIR7: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 7

20.5.5 SOFTWARE START ONE-SHOT MODE

In One-Shot mode the timer resets and the ON bit is cleared when the timer value matches the PRx period value. The ON bit must be set by software to start another timer cycle. Setting MODE<4:0> = 01000 selects One-Shot mode which is illustrated in Figure 20-8. In the example, ON is controlled by BSF and BCF instructions. In the first case, a BSF instruction sets ON and the counter runs to completion and clears ON. In the second case, a BSF instruction starts the cycle, BCF/BSF instructions turn the counter off and on during the cycle, and then it runs to completion.

When One-Shot mode is used in conjunction with the CCP PWM operation the PWM pulse drive starts concurrent with setting the ON bit. Clearing the ON bit while the PWM drive is active will extend the PWM drive. The PWM drive will terminate when the timer value matches the CCPRx pulse width value. The PWM drive will remain off until software sets the ON bit to start another cycle. If software clears the ON bit after the CCPRx match but before the PRx match then the PWM drive will be extended by the length of time the ON bit remains cleared. Another timing cycle can only be initiated by setting the ON bit after it has been cleared by a PRx period count match.

FIGURE 20-8: SOFTWARE START ONE-SHOT MODE TIMING DIAGRAM (MODE = 01000)



R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
P4TSE	L<1:0>	P3TSE	_<1:0>	C2TSE	EL<1:0>	C1TSEI	_<1:0>
bit 7				·			bit 0
Legend:							
R = Readable I	bit	W = Writable	oit	U = Unimplem	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 7-6	P4TSEL<1:0> 11 = PWM4 1 10 = PWM4 1 01 = PWM4 1 00 = Reserve	>: PWM4 Time based on TMR based on TMR based on TMR based on TMR	⁻ Selection bit 6 4 2	'S			
bit 5-4	5-4 P3TSEL<1:0>: PWM3 Timer Selection bits 11 = PWM3 based on TMR6 10 = PWM3 based on TMR4 01 = PWM3 based on TMR2 00 = Reserved						
bit 3-2	3-2 C2TSEL<1:0>: CCP2 Timer Selection bits 11 = CCP2 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode 10 = CCP2 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode 01 = CCP2 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode 00 = Reserved						
bit 1-0	 C1TSEL<1:0>: CCP1 Timer Selection bits 11 = CCP1 is based off Timer5 in Capture/Compare mode and Timer6 in PWM mode 10 = CCP1 is based off Timer3 in Capture/Compare mode and Timer4 in PWM mode 01 = CCP1 is based off Timer1 in Capture/Compare mode and Timer2 in PWM mode 00 = Reserved 						

REGISTER 21-2: CCPTMRS: CCP TIMERS CONTROL REGISTER

22.1.9 SETUP FOR PWM OPERATION USING PWMx PINS

The following steps should be taken when configuring the module for PWM operation using the PWMx pins:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the PR2 register with the PWM period value.
- 4. Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR4 register. See Note 1 below.
 - Select the timer clock source to be as Fosc/4 using the TxCLKCON register. This is required for correct operation of the PWM module.
 - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the T2ON bit of the T2CON register.
- Enable PWM output pin and wait until Timer2 overflows, TMR2IF bit of the PIR4 register is set. See note below.
- Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the desired pin PPS control bits.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.
 - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move Step 8 to replace Step 4.
 - **2:** For operation with other peripherals only, disable PWMx pin outputs.

22.1.10 SETUP FOR PWM OPERATION TO OTHER DEVICE PERIPHERALS

The following steps should be taken when configuring the module for PWM operation to be used by other device peripherals:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the PR2 register with the PWM period value.
- Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR4 register. See Note 1 below.
 - Select the timer clock source to be as Fosc/4 using the TxCLKCON register. This is required for correct operation of the PWM module.
 - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the T2ON bit of the T2CON register.
- 6. Enable PWM output pin:
 - Wait until Timer2 overflows, TMR2IF bit of the PIR4 register is set. See Note 1 below.
- 7. Configure the PWM module by loading the PWMxCON register with the appropriate values.

Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

23.10 Register Definitions: ZCD Control

R/W-0/0	U-0	R-x	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0		
ZCDSEN	_	ZCDOUT	ZCDPOL	_	—	ZCDINTP	ZCDINTN		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at Po	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 7 ZCDSEN: Zero-Cross Detect Software Enable bit This bit is ignored when ZCDSEN fuse is set. 1= Zero-cross detect is enabled. ZCD pin is forced to output to source and sink current. 0= Zero-cross detect is disabled. ZCD pin operates according to PPS and TRIS controls									
bit 6	Unimplemented: Read as '0'								
bit 5	ZCDOUT: Zer	o-Cross Detec	t Data Output	bit					
	ZCDPOL bit = 0: 1 = ZCD pin is sinking current 0 = ZCD pin is sourcing current ZCDPOL bit = 1: 1 = ZCD pin is sourcing current 0 = ZCD pin is sourcing current 0 = ZCD pin is sinking current								
bit 4	ZCDPOL: Zer	o-Cross Detec	t Polarity bit						
	1 = ZCD logic output is inverted 0 = ZCD logic output is not inverted								
bit 3-2	Unimplemented: Read as '0'								
bit 1	ZCDINTP: Zero-Cross Detect Positive-Going Edge Interrupt Enable bit 1 = ZCDIF bit is set on low-to-high ZCD_output transition 0 = ZCDIF bit is unaffected by low-to-high ZCD_output transition								
bit 0	 0 = ZCDIF bit is unaffected by low-to-high ZCD_output transition ZCDINTN: Zero-Cross Detect Negative-Going Edge Interrupt Enable bit 1 = ZCDIF bit is set on high-to-low ZCD_output transition 0 = ZCDIF bit is unaffected by high-to-low ZCD_output transition 								

REGISTER 23-1: ZCDCON: ZERO-CROSS DETECT CONTROL REGISTER

26.5.5 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
INTCON	GIE/GIEH	PEIE/GIEL	IPEN			INT2EDG	INT1EDG	INT0EDG	166		
PIE3	_	_	RC1IE	TX1IE	_	_	BCL1IE	SSP1IE	178		
PIR3	_	_	RC1IF	TX1IF	_	—	BCL1IF	SSP1IF	170		
IPR3	_	_	RC1IP	TX1IP	_	—	BCL1IP	SSP1IP	186		
RxyPPS	_				213						
SSPxBUF				BUF	330*						
SSPxCLKPPS	_	-	_		SSPxCLKPPS<4:0>						
SSPxCON1	WCOL	SSPOV	SSPEN	CKP		SSPN	/<3:0>		332		
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	333		
SSPxDATPPS	_	-	_	SSPDATPPS<4:0>							
SSPxSSPPS	_	_	_	SSPSSPPS<4:0>							
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	347		

TABLE 26-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Page provides register information.

26.9.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I^2C slave in 10-bit Addressing mode.

Figure 26-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- 2. Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCL.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the ninth SCL pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

26.9.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 26-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 26-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page			
BAUDxCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	389			
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	-	-	INT2EDG	INT1EDG	INT0EDG	166			
PIE3		_	RC1IE	TX1IE		_	BCL1IE	SSP1IE	178			
PIR3	-	_	RC1IF	TX1IF	-	_	BCL1IF	SSP1IF	170			
IPR3	_	—	RC1IP	TX1IP	_	—	BCL1IP	SSP1IP	186			
RCxREG	EUSARTx Receive Register											
RCxSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	388			
RxyPPS		_			RxyPPS<4:0>							
RXxPPS	-	_		RXPPS<4:0>								
SPxBRGH	EUSARTx Baud Rate Generator, High Byte											
SPxBRGL			EUSART	Baud Rate	Generator, L	ow Byte			398*			
TXxSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	387			

TABLE 27-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous reception. * Page provides register information.

FIGURE 27-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION

8058999 1399 1309			 , ; 		: ?: 	 • ••••••• •
	s	·····	 Siloneni e	and a Steven Sound		 ·····
	: IIIIIIIIIIIIIIIIIIIIIII So seeso too VEG	: ////////////////////////////////////				 , 111111111111111111111111111111111111



© 2016-2017 Microchip Technology Inc.

TABLE 37-11: RESET, WDT, OSCILLATOR START-UP TIMER, POWER-UP TIMER, BROWN-OUT RESET AND LOW-POWER BROWN-OUT RESET SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)									
Param No.	Sym.	Characteristic		Typ†	Max.	Units	Conditions		
RST01*	TMCLR	MCLR Pulse Width Low to ensure Reset	2	_		μS			
RST02*	Tioz	I/O high-impedance from Reset detection	_	_	2	μS			
RST03	TWDT	Watchdog Timer Time-out Period	_	16	_	ms	1:512 Prescaler		
RST04*	TPWRT	Power-up Timer Period	_	65	_	ms			
RST05	Tost	Oscillator Start-up Timer Period ^(1,2)	_	1024	_	Tosc			
RST06	VBOR	Brown-out Reset Voltage ⁽⁴⁾	2.7 2.55 2.3 2.3 1.8	2.85 2.7 2.45 2.45 1.9	3.0 2.85 2.6 2.6 2.1	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	BORV = 00 BORV = 01 BORV = 10 BORV = 11 (PIC18Fxxx) BORV = 11 (PIC18LFxxx)		
RST07	VBORHYS	Brown-out Reset Hysteresis	_	40	_	mV			
RST08	TBORDC	Brown-out Reset Response Time	—	3		μS			
RST09	VLPBOR	Low-Power Brown-out Reset Voltage	1.8	1.9	2.5	V			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

2: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. $0.1 \,\mu\text{F}$ and $0.01 \,\mu\text{F}$ values in parallel are recommended.

TABLE 37-12: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Daram No.									
Param. No.	Symbol	Characteristic	Min.	Typ†	Max.	Units	Conditions		
HLVD01	V _{DET}	Voltage Detection		1.90		V	HLVDSEL<3:0>=0000		
			_	2.10	—	V	HLVDSEL<3:0>=0001		
			—	2.25	_	V	HLVDSEL<3:0>=0010		
			_	2.50	_	V	HLVDSEL<3:0>=0011		
			_	2.60	—	V	HLVDSEL<3:0>=0100		
			_	2.75	_	V	HLVDSEL<3:0>=0101		
			_	2.90	_	V	HLVDSEL<3:0>=0110		
			_	3.15	—	V	HLVDSEL<3:0>=0111		
			_	3.35	_	V	HLVDSEL<3:0>=1000		
			_	3.60	_	V	HLVDSEL<3:0>=1001		
			_	3.75	—	V	HLVDSEL<3:0>=1010		
			_	4.00	_	V	HLVDSEL<3:0>=1011		
			_	4.20	_	V	HLVDSEL<3:0>=1100		
			—	4.35	—	V	HLVDSEL<3:0>=1101		
			_	4.65	_	V	HLVDSEL<3:0>=1110		

Standard Operating Conditions (unless otherwise stated)

FIGURE 37-13: CAPTURE/COMPARE/PWM TIMINGS (CCP)



TABLE 37-20: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic		Min.	Тур†	Max.	Units	Conditions		
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	—	—	ns			
			With Prescaler	20	_	_	ns			
CC02*	ТссН	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns			
			With Prescaler	20	-	-	ns			
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N	—	—	ns	N = prescale value		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Symbol Characteristic		Min.	Max.	Units	Conditions		
SP100*	Тнідн	Clock high time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz		
			SSP module	1.5Tcy	_				
SP101*	TLOW	Clock low time	100 kHz mode	4.7	—	μs	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz		
			SSP module	1.5Tcy	_				
SP102* -	TR	SDA and SCL rise time	100 kHz mode	—	1000	ns			
			400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF		
SP103*	TF	SDA and SCL fall time	100 kHz mode	—	250	ns			
			400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF		
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns			
			400 kHz mode	0	0.9	μs			
SP107*	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	(Note 2)		
			400 kHz mode	100	_	ns			
SP109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	(Note 1)		
		clock	400 kHz mode	—		ns			
SP110*	TBUF	Bus free time	100 kHz mode	4.7		μS	Time the bus must be free		
			400 kHz mode	1.3	_	μS	before a new transmission can start		
SP111	Св	Bus capacitive loading		—	400	pF			

TABLE 37-25: I²C BUS DATA REQUIREMENTS

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.