



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k40-e-so

Data Bus<8> Table Pointer<21> Data Latch 8 8 inc/dec logic Data Memon PCLATU PCLATH 21 **PORTA** Address Latch 20 PCU PCH PCL RA<7:0> Program Counter Data Address<12> 31-Level Stack Address Latch BSR Access FSR0 Program Memory (8/16/32/64 Kbytes STKPTR Bank FSR1 **PORTB** FSR2 12 Data Latch RB<7:0> inc/dec logic Table Latch Address ROM Latch Instruction Bus <16> PORTC RC<7:0> IR State machine Instruction control signals Control PRODH PRODL PORTD 8x8 Multiply RD<7:0> BITOP OSC1(2) Power-up Oscillator 8 Timer Block **PORTE** OSC2(2) Oscillator ALU<8> RE<2:0> **LFINTOSC** Start-up Time Oscillator Power-on 8 RE3⁽¹⁾ SOSCI Reset 64 MHz Watchdog sosco Oscillator Timer Precision F<u>VR</u> Brown-out Single-Supply MCLR⁽¹⁾ Band Gap Reset Reference Programming Fail-Safe In-Circuit Clock Monito Debugger Timer1 Timer2 Data BOR Timer0 Timer3 CRC-Scan Timer4 ZCD DAC **EEPROM** HLVD Timer5 Timer6 CCP1 PWM3 ADC FVR Comparators EUSART1 **ECWG** DSM **PMD** MSSP1 10-bit PWM4 C1/C2 CCP2 Note 1: RE3 is only available when MCLR functionality is disabled. OSC1/CLKIN and OSC2/CLKOUT are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 4.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional information.

FIGURE 1-1: PIC18(L)F24/25K40 FAMILY BLOCK DIAGRAM

TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K40 DEVICES (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		
FE2h	FSR1H	_	_	_	_	Indirec	Indirect Data Memory Address Pointer 1 High					
FE1h	FSR1L			Indired	t Data Memory	Address Point	er 1 Low			xxxxxxx		
FE0h	BSR	_	_	_	_		Bank Sele	ct Register		0000		
FDFh	INDF2	Uses contents	Uses contents of FSR0 to address data memory – value of FSR2 not changed (not a physical register)									
FDEh	POSTINC2	Uses contents	Uses contents of FSR0 to address data memory – value of FSR2 post-incremented (not a physical register)									
FDDh	POSTDEC2	Uses contents	of FSR0 to ad	dress data me	emory – value o	f FSR2 post-de	ecremented (no	t a physical re	gister)			
FDCh	PREINC2	Uses contents	of FSR0 to ad	dress data me	emory – value o	f FSR2 pre-inc	remented (not a	a physical regi	ster)			
FDBh	PLUSW2	Uses contents FSR0 offset by		dress data me	emory – value o	f FSR2 pre-inc	remented (not a	a physical regi	ster) – value of			
FDAh	FSR2H	_	_	_	_	Indirec	t Data Memory	Address Point	er 2 High	xxxx		
FD9h	FSR2L			Indired	t Data Memory	Address Point	er 2 Low			xxxxxxx		
FD8h	STATUS	_	TO	PD	N	OV	Z	DC	С	-1100000		
FD7h	PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	0011110q		
FD6h	T0CON1	TOCS<2:0> TOASYNC TOCKPS<3:0>							00000000			
FD5h	T0CON0	T0EN	_	T0OUT	T016BIT		T0OUTPS<3:0>					
FD4h	TMR0H	Holding Register for the Most Significant Byte of the 16-bit TMR0 Register							11111111			
FD3h	TMR0L	Holding Register for the Least Significant Byte of the 16-bit TMR0 Register							00000000			
FD2h	T1CLK	_	_	_	_		CS<	:3:0>		0000		
FD1h	T1GATE	_	_	_	_		GSS	<3:0>		0000		
FD0h	T1GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	_	_	00000x		
FCFh	T1CON	_	_	CKPS	S<1:0>	_	SYNC	RD16	ON	00-000		
FCEh	TMR1H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit TN	MR1 Register		•	•	00000000		
FCDh	TMR1L	Holding Registe	er for the Least	Significant Byt	e of the 16-bit T	MR1 Register				00000000		
FCCh	T3CLK	_	_	_	_		CS<	:3:0>		0000		
FCBh	T3GATE	_	_	_	_		GSS	<3:0>		0000		
FCAh	T3GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	_	_	00000x		
FC9h	T3CON	_	_	CKPS	S<1:0>	_	SYNC	RD16	ON	00-000		
FC8h	TMR3H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit TN	MR3 Register		•	•	00000000		
FC7h	TMR3L	Holding Registe	er for the Least	Significant Byt	e of the 16-bit T	MR3 Register				00000000		
FC6h	TMR5CLK	_	_	_	_		CS<	:3:0>		0000		
FC5h	T5GATE	_	_	_	_		GSS	<3:0>		0000		
FC4h	T5GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	_	_	00000x		
FC3h	T5CON	_	_	CKPS	S<1:0>	_	SYNC	RD16	ON	00-000		
FC2h	TMR5H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit TN	MR5 Register		•	•	00000000		

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

TABLE 13-5: SUMMARY OF REGISTERS ASSOCIATED WITH CRC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CRCACCH				ACC<	<15:8>				148
CRCACCL	ACC<7:0>								149
CRCCON0	EN	EN GO BUSY ACCM — — SHIFTM FULL							147
CRCCON1		DLEN<3:0> PLEN<3:0>							147
CRCDATH				DATA	<15:8>				148
CRCDATL				DATA	<7:0>				148
CRCSHIFTH				SHIFT	<15:8>				149
CRCSHIFTL		SHIFT<7:0>							
CRCXORH	X<15:8>								150
CRCXORL	X<7:1> —							150	
PMD0	SYSCMD	FVRMD	HLVDMD	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD	64
SCANCON0	SCANEN	SCANGO	BUSY	INVALID	INTM	_	MODE	E<1:0>	151
SCANHADRU	_	_			HADF	R<21:16>			153
SCANHADRH				HADR	<15:8>				154
SCANHADRL				HADF	R<7:0>				154
SCANLADRU	_	_			LADE	R<21:16>			152
SCANLADRH				LADR	<15:8>				152
SCANLADRL				LADF	R<7:0>				153
SCANTRIG	_	_	_	_		TSEI	_<3:0>		155
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	_	_	INT2EDG	INT1EDG	INT0EDG	166
PIR7	SCANIF	CRCIF	NVMIF	_				CWG1IF	174
PIE7	SCANIE	CRCIE	NVMIE					CWG1IE	182
IPR7	SCANIP	CRCIP	NVMIP			_		CWG1IP	190

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the CRC module.

REGISTER 17-3: PPSLOCK: PPS LOCK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
_	_	_	_	_	_	_	PPSLOCKED
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-1 **Unimplemented:** Read as '0' bit 0 **PPSLOCKED:** PPS Locked bit

1 = PPS is locked. PPS selections can not be changed.0 = PPS is not locked. PPS selections can be changed.

TABLE 17-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE PPS MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
PPSLOCK	_	_	_	_	_	_	_	PPSLOCKED	214	
INT0PPS	_	_	_		INTOPPS<4:0>					
INT1PPS	_	_	_			INT1PPS<	4:0>		211	
INT2PPS	_	_	_			INT2PPS<	4:0>		211	
T0CKIPPS	_	_	_			T0CKIPPS	<4:0>		211	
T1CKIPPS	_	_	_			T1CKIPPS	<4:0>		211	
T1GPPS	_	_	_			T1GPPS<	4:0>		211	
T3CKIPPS	_	_	_			T3CKIPPS	<4:0>		211	
T3GPPS	_	_	_			T3GPPS<	4:0>		211	
T5CKIPPS	_	_	_			T5CKIPPS	<4:0>		211	
T5GPPS	_	_	_		T5GPPS<4:0>					
T2INPPS	_	_	_		T2INPPS<4:0>					
T4INPPS	_	_	_	T4INPPS<4:0>					211	
T6INPPS	_	_	_			T6INPPS<	4:0>		211	
CCP1PPS	_	_	_			CCP1PPS<	:4:0>		211	
CCP2PPS	_	_	_			CCP2PPS<	:4:0>		211	
CWG1PPS	_	_	_			CWG1PPS	<4:0>		211	
MDCARLPPS	_	_	_		N	/IDCARLPPS	6<4:0>		211	
MDCARHPPS	_	_	_		N	/IDCARHPP	S<4:0>		211	
MDSRCPPS	_	_	_			MDSRCPPS	<4:0>		211	
ADACTPPS	_	_	_			ADACTPPS	<4:0>		211	
SSP1CLKPPS	_	_	_		S	SP1CLKPP	S<4:0>		211	
SSP1DATPPS	_	_	_		S	SP1DATPP	S<4:0>		211	
SSP1SSPPS	_	_	_		Ş	SSP1SSPPS	5<4:0>		211	
RX1PPS	_	_	_			RX1PPS<	4:0>		213	
TX1PPS	_	_	_	TX1PPS<4:0>					211	
RxyPPS	_	_	_			RxyPPS<4	1:0>		213	

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the PPS module.

19.4 Timer1/3/5 Prescaler

Timer1/3/5 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The CKPS bits of the TxCON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMRxH or TMRxL.

19.5 Secondary Oscillator

A secondary low-power 32.768 kHz oscillator circuit is built-in between pins SOSCI (input) and SOSCO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal. The secondary oscillator is not dedicated only to Timer1/3/5; it can also be used by other modules.

The oscillator circuit is enabled by setting the SOSCEN bit of the OSCEN register (Register 4-7). This can be used as the clock source to the Timer using the TMRxCLK bits. The oscillator will continue to run during Sleep.

Note:

The oscillator requires a start-up and stabilization time before use. Thus, the SOSCEN bit of the OSCEN register should be set and a suitable delay observed prior to enabling Timer1/3/5. A software check can be performed to confirm if the secondary oscillator is enabled and ready to use. This is done by polling the SOR bit of the OSCSTAT (Register 4-4).

19.6 Timer1/3/5 Operation in Asynchronous Counter Mode

If control bit SYNC of the TxCON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 19.6.1 "Reading and Writing Timer1/3/5 in Asynchronous Counter Mode").

Note: When async

When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

19.6.1 READING AND WRITING TIMER1/3/5 IN ASYNCHRONOUS COUNTER MODE

Reading TMRxH or TMRxL while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads. For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMRxH:TMRxL register pair.

25.2 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON0 register. Clearing the MDEN bit in the MDCON0 register, disables the DSM module output and switches the carrier high and carrier low signals to the default option of MDCARHPPS and MDCARLPPS, respectively. The modulator signal source is also switched to the MDBIT in the MDCON0 register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the DSM pin. During the time that the output is disabled, the DSM pin will remain low. The modulated output can be disabled by clearing the MDEN bit in the MDCON register.

25.3 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- · External signal on pin selected by MDSRCPPS
- · MDBIT bit in the MDCON0 register
- CCP1/2 Output
- PWM3/4 Output
- · Comparator C1/C2 Output
- · EUSART RX Signal
- · EUSART TX Signal
- MSSP SDO Signal (SPI Mode Only)

The modulator signal is selected by configuring the MDSRCS<3:0> bits in the MDSRC register.

25.4 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- External signal on pin selected by MDCARHPPS/ MDCARLPPS
- Fosc (system clock)
- HFINTOSC
- · Reference Clock Module Signal
- · CCP1/2 Output Signal
- PWM3/4 Output

The carrier high signal is selected by configuring the MDCHS<2:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCLS<2:0> bits in the MDCARL register.

25.5 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal is enabled by setting the MDCHSYNC bit in the MDCON1 register. Synchronization for the carrier low signal is enabled by setting the MDCLSYNC bit in the MDCON1 register.

Figure 25-2 through Figure 25-6 show timing diagrams of using various synchronization methods.

REGISTER 26-8: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C MASTER MODE)

R/W-0	R/W/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit HC = Bit is cleared by hardware

bit 7 GCEN: General Call Enable bit

Unused in Master mode.

bit 6 ACKSTAT: Acknowledge Status bit (Master Transmit mode only)

1 = Acknowledge was not received from slave

0 = Acknowledge was received from slave

bit 5 ACKDT: Acknowledge Data bit (Master Receive mode only)⁽¹⁾

1 = Not Acknowledge

0 = Acknowledge

bit 4 ACKEN: Acknowledge Sequence Enable bit (2)

1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit; automatically cleared by hardware

0 = Acknowledge sequence is Idle

bit 3 RCEN: Receive Enable bit (Master Receive mode only)(2)

1 = Enables Receive mode for I^2C

0 = Receive is Idle

bit 2 **PEN:** Stop Condition Enable bit⁽²⁾

1 = Initiates Stop condition on SDAx and SCLx pins; automatically cleared by hardware

0 = Stop condition is Idle

bit 1 RSEN: Repeated Start Condition Enable bit⁽²⁾

1 = Initiates Repeated Start condition on SDAx and SCLx pins; automatically cleared by hardware

0 = Repeated Start condition is Idle

bit 0 **SEN:** Start Condition Enable bit⁽²⁾

1 = Initiates Start condition on SDAx and SCLx pins; automatically cleared by hardware

0 = Start condition is Idle

Note 1: The value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

2: If the I²C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

26.8 I²C Mode Operation

All MSSP I^2C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I^2C devices.

26.8.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the eighth falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

26.8.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I^2C communication that have definitions specific to I^2C . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I^2C specification.

26.8.3 SDA AND SCL PINS

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

- **Note 1:** Data is tied to output zero when an I²C mode is enabled.
 - 2: Any device pin can be selected for SDA and SCL functions with the PPS peripheral. These functions are bidirectional. The SDA input is selected with the SSPxDATPPS registers. The SCL input is selected with the SSPxCLKPPS registers. Outputs are selected with the RxyPPS registers. It is the user's responsibility to make the selections so that both the input and the output for each function is on the same pin.

26.8.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 26-2: I²C BUS TERMS

TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is outputting and expected high state.

26.9.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an \overline{ACK} pulse is sent by the slave on the ninth bit.

Following the \overline{ACK} , slave hardware clears the CKP bit and the SCL pin is held low (see **Section 26.9.6 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This \overline{ACK} value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not \overline{ACK}), then the data transfer is complete. In this case, when the not \overline{ACK} is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

26.9.3.1 Slave Mode Bus Collision


A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIR register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

26.9.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 26-18 can be used as a reference to this list.

- Master sends a Start condition on SDA and SCI
- S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- Software reads the received address from SSPxBUF, clearing BF.
- 7. R/W is set so CKP was automatically cleared after the ACK.
- The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - **Note 1:** If the master $\overline{\mathsf{ACK}}$ s the clock will be stretched.
 - **2:** ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

FIGURE 26-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



26.10.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.

Note: Because queuing of events is not allowed, writing to the lower five bits of SSPxCON2 is disabled until the Start condition is complete.

26.10.4 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 26-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is

the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.
 - **2:** The Philips I²C specification states that a bus collision cannot occur on a Start.

FIGURE 26-26: FIRST START BIT TIMING




FIGURE 26-34: BUS COLLISION DURING START CONDITION (SCL = 0)




FIGURE 26-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION




FIGURE 27-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)




TABLE 27-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDxCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	389
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	_	_	INT2EDG	INT1EDG	INT0EDG	166
PIE3	_	_	RC1IE	TX1IE	_	_	BCL1IE	SSP1IE	178
PIR3	_	_	RC1IF	TX1IF	_	_	BCL1IF	SSP1IF	170
IPR3	_	_	RC1IP	TX1IP	_	_	BCL1IP	SSP1IP	186
RCxSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	388
RxyPPS	_	_	_			RxyPPS<4:0	>		213
TXxPPS	_	_	_			TXPPS<4:0	>		211
SPxBRGH			EUSARTx	Baud Rate	Generator, H	ligh Byte			398*
SPxBRGL			EUSARTx	Baud Rate	Generator, I	ow Byte			398*
TXxREG	EUSARTx Transmit Register							390*	
TXxSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	387

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

Page provides register information.

31.2 ADC Operation

31.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. A conversion may be started by any of the following:

- Software setting the ADGO bit of ADCON0 to '1'
- An external trigger (selected by Register 31-3)
- A continuous-mode retrigger (see section Section 31.5.8 "Continuous Sampling mode")

Note: The ADGO bit should not be set in the same instruction that turns on the ADC. Refer to Section 31.2.6 "ADC Conversion Procedure (Basic Mode)".

31.2.2 COMPLETION OF A CONVERSION

When any individual conversion is complete, the value already in ADRES is written into ADPREV (if ADPSIS = 1) and the new conversion results appear in ADRES. When the conversion completes, the ADC module will:

- Clear the ADGO bit (unless the ADCONT bit of ADCON0 is set)
- · Set the ADIF Interrupt Flag bit
- · Set the ADMATH bit
- Update ADACC

When ADDSEN = 0 then after every conversion, or when ADDSEN = 1 then after every other conversion, the following events occur:

- · ADERR is calculated
- ADTIF is set if ADERR calculation meets threshold comparison

Importantly, filter and threshold computations occur after the conversion itself is complete. As such, interrupt handlers responding to ADIF should check ADTIF before reading filter and threshold results.

31.2.3 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC oscillator source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

31.2.4 EXTERNAL TRIGGER DURING SLEEP

If the external trigger is received during sleep while ADC clock source is set to the FRC, ADC module will perform the conversion and set the ADIF bit upon completion.

If an external trigger is received when the ADC clock source is something other than FRC, the trigger will be recorded, but the conversion will not begin until the device exits Sleep.

31.2.5 AUTO-CONVERSION TRIGGER

The Auto-conversion Trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the ADGO bit is set by hardware.

The Auto-conversion Trigger source is selected with the ADACT<4:0> bits of the ADACT register.

Using the Auto-conversion Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met. See Table 31-2 for auto-conversion sources.

TABLE 31-2: ADC AUTO-CONVERSION TABLE

Source Peripheral	Description
ADCACTPPS	Pin selected by ADCACTPPS
TMR0	Timer0 overflow condition
TMR1	Timer1 overflow condition
TMR2	Match between Timer2 postscaled value and PR2
CCP1	CCP1 output
PWM3/4	PWM3/4 output
C1/2	Comparator C1/2 output
IOC	Interrupt-on-change interrupt trigger
ADERR	Read of ADERRH register
ADRESH	Read of ADRESH register
ADPCH	Write of ADPCH register

31.2.6 ADC CONVERSION PROCEDURE (BASIC MODE)

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRISx register)
 - Configure pin as analog (Refer to the ANSELx register)
- 2. Configure the ADC module:
 - · Select ADC conversion clock
 - · Configure voltage reference
 - Select ADC input channel (precharge+acquisition)
 - · Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - · Clear ADC interrupt flag
 - · Enable ADC interrupt
 - Enable peripheral interrupt (PEIE bit)
 - Enable global interrupt (GIE bit)⁽¹⁾
- If ADACQ = 0, software must wait the required acquisition time⁽²⁾.
- 5. Start conversion by setting the ADGO bit.
- Wait for ADC conversion to complete by one of the following:
 - · Polling the ADGO bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
 - **Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
 - 2: Refer to Section 31.3 "ADC Acquisition Requirements".

EXAMPLE 31-1: ADC CONVERSION

```
; This code block configures the ADC
; for polling, VDD and Vss references, FRC
; oscillator and ANO input.
;Conversion start & polling for completion
; are included.
BANKSEL ADCON1
         B'11110000' ; Right justify,
MOVLW
                    ;FRC oscillator
MOVWF
         ADCON1
                    ;Vdd and Vss Vref
BANKSEL TRISA
BSF
         TRISA,0
                    ;Set RAO to input
BANKSEL ANSEL
BSF
         ANSEL, 0 ; Set RAO to analog
BANKSEL
         ADCON0
         B'00000001' ;Select channel AN0
MOVLW
MOVWF
         ADCON0
                     ;Turn ADC On
         SampleTime ;Acquisiton delay
CALL
         ADCON0, ADGO ; Start conversion
BSF
BTFSC
         ADCON0, ADGO ; Is conversion done?
GOTO
         $-1
                    ;No, test again
BANKSEL
         ADRESH
         ADRESH,W ;Read upper 2 bits
MOVF
MOVWF
         RESULTHI
                     ;store in GPR space
BANKSEL
         ADRESL
MOVF
         ADRESL, W
                     ;Read lower 8 bits
MOVWE
         RESULTIO
                     ;Store in GPR space
```

31.5.5 BURST AVERAGE MODE

The Burst Average mode (ADMD = 011) acts the same as the Average mode in most respects. The one way it differs is that it continuously retriggers ADC sampling until the ADCNT value is greater than or equal to ADRPT, even if Continuous Sampling mode (see **Section 31.5.8 "Continuous Sampling mode"**) is not enabled. This allows for a threshold comparison on the average of a short burst of ADC samples.

31.5.6 LOW-PASS FILTER MODE

The Low-pass Filter mode (ADMD = 100) acts similarly to the Average mode in how it handles samples (accumulates samples until ADCNT value greater than or equal to ADRPT, then triggers threshold comparison), but instead of a simple average, it performs a low-pass filter operation on all of the samples, reducing the effect of high-frequency noise on the average, then performs a threshold comparison on the results. (see Table 31-3 for a more detailed description of the mathematical operation). In this mode, the ADCRS bits determine the cut-off frequency of the low-pass filter (as demonstrated by Table 31-4).

31.5.7 THRESHOLD COMPARISON

At the end of each computation:

- The conversion results are latched and held stable at the end-of-conversion.
- The error is calculated based on a difference calculation which is selected by the ADCALC<2:0> bits in the ADCON3 register. The value can be one of the following calculations (see Register 31-4 for more details):
 - The first derivative of single measurements
 - The CVD result in CVD mode
 - The current result vs. a setpoint
 - The current result vs. the filtered/average result
 - The first derivative of the filtered/average value
 - Filtered/average value vs. a setpoint
- The result of the calculation (ADERR) is compared to the upper and lower thresholds, ADUTH<ADUTHH:ADUTHL> and ADLTH<ADLTHH:ADLTHL> registers, to set the ADUTHR and ADLTHR flag bits. The threshold logic is selected by ADTMD<2:0> bits in the ADCON3 register. The threshold trigger option can be one of the following:
 - Never interrupt
 - Error is less than lower threshold
 - Error is greater than or equal to lower threshold
 - Error is between thresholds (inclusive)
 - Error is outside of thresholds
 - Error is less than or equal to upper threshold
 - Error is greater than upper threshold
 - Always interrupt regardless of threshold test results
 - If the threshold condition is met, the threshold interrupt flag ADTIF is set.
 - **Note 1:** The threshold tests are signed operations.
 - **2:** If ADAOV is set, a threshold interrupt is signaled.

REGISTER 31-11: ADCAP: ADC ADDITIONAL SAMPLE CAPACITOR SELECTION REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_			ADCAP<4:0>		
bit 7			•				bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 Unimplemented: Read as '0'

bit 4-0 ADCAP<4:0>: ADC Additional Sample Capacitor Selection bits

11111 = 31 pF

11110 = 30 pF

11101 = 29 pF

00011 = 3 pF

00010 **= 2 pF**

00001 **= 1 pF**

00000 = No additional capacitance

REGISTER 31-12: ADRPT: ADC REPEAT SETTING REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
	ADRPT<7:0>								
bit 7									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 Unimplemented: Read as '0'

bit 7-0 ADRPT<7:0>: ADC Repeat Threshold bits

> Counts the number of times that the ADC has been triggered and is used along with ADCNT to determine when the error threshold is checked when the computation is Low-pass Filter, Burst Average, or

Average modes. See Table 31-3 for more details.

32.4 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See Comparator Specifications in Table 37-15 for more information.

32.5 Timer1/3/5 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1/3/5. See **Section 19.8 "Timer1/3/5 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

32.5.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from a comparator can be synchronized with Timer1 by setting the SYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 32-2) and the Timer1 Block Diagram (Figure 19-1) for more information.

32.6 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- · EN and POL bits of the CMxCON0 register
- · CxIE bit of the PIE2 register
- INTP bit of the CMxCON1 register (for a rising edge detection)
- INTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note:

Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxEN bit of the CMxCON0 register.

32.7 Comparator Positive Input Selection

Configuring the PCH<2:0> bits of the CMxPCH register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- CxIN0+, CxIN1+ analog pin
- · DAC output
- FVR (Fixed Voltage Reference)
- · AVss (Ground)

See Section 28.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 30.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxEN = 0), all comparator inputs are disabled.

32.8 Comparator Negative Input Selection

The NCH<2:0> bits of the CMxNCH register direct an analog input pin and internal reference voltage or analog ground to the inverting input of the comparator:

- CxIN0-, CxIN1-, CxIN2-, CxIN3- analog pin
- FVR (Fixed Voltage Reference)
- · Analog Ground

Note:

To use CxINy+ and CxINy- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

BZ Branch if Zero

Syntax: BZ n

Operands: $-128 \le n \le 127$ Operation: if ZERO bit is '1'

 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0000 nnnn nnnn

Description: If the ZERO bit is 1 , then the program

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

2-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BZ Jump

Before Instruction

PC = address (HERE)

After Instruction

If ZERO = 1;

PC = address (Jump)

fZERO = 0;

PC = address (HERE + 2)

CALL Subroutine Call

Syntax: CALL k {,s}

Operands: $0 \le k \le 1048575$

 $s \in [0,1]$

Operation: (PC) + 4 \rightarrow TOS,

 $k \rightarrow PC<20:1>$, if s = 1(W) \rightarrow WS,

(Status) → STATUSS,

 $(BSR) \rightarrow BSRS$

Status Affected: None

Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)

Description: Subroutine call of entire 2-Mbyte

memory range. First, return address (PC + 4) is pushed onto the return stack. If 's' = 1, the W, Status and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a 2-cycle instruction.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	PUSH PC to	Read literal
	'k'<7:0>,	stack	'k'<19:8>,
			Write to PC
No	No	No	No
operation	operation	operation	operation

Example: HERE CALL THERE, 1

Before Instruction

PC = address (HERE)

After Instruction


PC = address (THERE) TOS = address (HERE + 4)


WS = W BSRS = BSR STATUSS = Status

SUBLW	Subtract W from literal	SUBWF	Subtract W from f		
Syntax:	SUBLW k	Syntax:	SUBWF f {,d {,a}}		
Operands:	$0 \leq k \leq 255$	Operands:	$0 \le f \le 255$		
Operation:	$k - (W) \rightarrow W$		$d \in [0,1]$		
Status Affected:	N, OV, C, DC, Z	Operation:	$a \in [0,1]$		
Encoding:	0000 1000 kkkk kkkk	Status Affected:	$(f) - (W) \rightarrow dest$		
Description W is subtracted from the 8-bit		Encoding:	N, OV, C, DC, Z		
literal 'k'. The result is placed in W.		Description:			
Words:	1	complement method). If 'd' is '0', the			
Cycles:	1		result is stored in W. If 'c		
Q Cycle Activity:			result is stored back in r (default).	egister T	
Q1	Q2 Q3 Q4		If 'a' is '0', the Access B		
Decode	Read Process Write to W literal 'k' Data		selected. If 'a' is '1', the		
			to select the GPR bank. If 'a' is '0' and the extend		
Example 1: SUBLW 02h			set is enabled, this instruction		
Before Instru W	ction = 01h		operates in Indexed Lite Addressing mode when		
C	= ?		$f \le 95$ (5Fh). See Section		
After Instruct W	= 01h		35.2.3 "Byte-Oriented a	ınd Bit-Ori-	
C Z	= 1 ; result is positive = 0		ented Instructions in In Offset Mode" for details		
N	= 0	Words:	1	•	
Example 2:	SUBLW 02h	Cycles:	1		
Before Instru W	ction = 02h	Q Cycle Activity:	•		
С	= ?	Q1	Q2 Q3	Q4	
After Instruct W	ion = 00h	Decode	Read Process	Write to	
C Z	= 1 ; result is zero = 1		register 'f' Data	destination	
N	= 0	Example 1:	SUBWF REG, 1, 0		
Example 3:	SUBLW 02h	Before Instruction			
Before Instru		REG W	= 3 = 2		
W C	= 03h = ?	C After Instruction	= ?		
After Instruct		REG	= 1		
W C	= FFh; (2's complement) = 0; result is negative	W C	= 2 = 1 ; result is positive	е	
Z N	= 0 = 1	Z N	= 0		
14	- 1	Example 2:	SUBWF REG, 0, 0		
		Before Instruc			
		Defere manac			
		REG	= 2		
		REG W C	= 2 = 2 = ?		
		REG W C After Instruction	= 2 = 2 = ?		
		REG W C After Instruction REG W	= 2 = 2 = ? on = 2 = 0		
		REG W C After Instruction REG W C C	= 2 = 2 = ? on = 2 = 0 = 1 ; result is zero = 1		
		REG W C After Instruction REG W C Z N	= 2 = 2 = ? on = 2 = 0 = 1 ; result is zero = 1 = 0		
		REG W C After Instruction REG W C Z N Example 3:	= 2 = 2 = ? on = 2 = 0 = 1 ; result is zero = 1 = 0 SUBWF REG, 1, 0		
		REG W C After Instruction REG W C Z N Example 3: Before Instruct REG	= 2 = 2 = ? on = 2 = 0 = 1 ; result is zero = 1 = 0 SUBWF REG, 1, 0		
		REG W C After Instruction REG W C Z N Example 3:	= 2 = 2 = ? on = 2 = 0 = 1 ; result is zero = 1 = 0 SUBWF REG, 1, 0		
		REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction	= 2 = 2 = ? on = 2 = 0 = 1 ; result is zero = 1 = 0 SUBWF REG, 1, 0 tion = 1 = 2 = ?	14)	
		REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction REG W C After Instruction	= 2 = 2 = ? on = 2 = 0 = 1 ; result is zero = 1 = 0 SUBWF REG, 1, 0 tion = 1 = 2 = ? on = FFh ;(2's complement	•	
		REG W C After Instruction REG W C Z N Example 3: Before Instruction REG W C After Instruction	= 2 = 2 = ? on = 2 = 0 = 1 ; result is zero = 1 = 0 SUBWF REG, 1, 0 tion = 1 = 2 = ? on = FFh ;(2's complement	•	

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-105C Sheet 1 of 2