



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k40-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F24K40 PIC18LF24K40
- PIC18F25K40 PIC18LF25K40

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Program Flash Memory. In addition to these features, the PIC18(L)F2x/4xK40 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 XLP TECHNOLOGY

All of the devices in the PIC18(L)F2x/4xK40 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the secondary oscillator or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-fly Mode Switching:** The powermanaged modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- **Peripheral Module Disable:** Modules that are not being used in the code can be selectively disabled using the PMD module. This further reduces the power consumption.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18(L)F2x/4xK40 family offer several different oscillator options. The PIC18(L)F2x/4xK40 family can be clocked from several different sources:

- HFINTOSC
 - 1-64 MHz precision digitally controlled internal oscillator
- LFINTOSC
- 31 kHz internal oscillator
- EXTOSC
 - External clock (EC)
 - Low-power oscillator (LP)
 - Medium power oscillator (XT)
 - High-power oscillator (HS)
- SOSC
 - Secondary oscillator circuit operating at 31 kHz
- A Phase Lock Loop (PLL) frequency multiplier (4x) is available to the External Oscillator modes enabling clock speeds of up to 64 MHz
- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the LFINTOSC. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.

U-1	U-1	R/W-1	R/W-1 F	R/W-1 R/W-1	R/W-1	R/W-1
—	—		WDTCCS<2:0>		WDTCWS<2:0)>
bit 7						bit 0
Legend:						
R = Readable b	bit	W = Writabl	e bit U =	Unimplemented bit,	read as '1'	
-n = Value for b	lank device	'1' = Bit is s	et '0' =	Bit is cleared	x = Bit is ur	nknown
bit 7-6	Unimplemente	ed: Read as	'1'			
bit 5-3 WDTCCS<2:0>: WDT Input Clock Selector bits <u>If WDTE<1:0> fuses = 2'b00</u> This bit is ignored. <u>Otherwise:</u> 111 = Software Control 110 = Reserved (Default to LFINTOSC)						
	001 = WI	DT reference	clock is the 31.0 kH	Iz LFINTOSC (defaul	lt value)	
bit 2-0	WDTCWS<2:0	>: WDT Win	dow Select bits			
			WINDOW at POR			Keyed
	WDTCWS	Value	Window delay Percent of time	Window opening Percent of time	control of WINDOW	access required?
	111	111	n/a	100	Yes	No
	110	111	n/a	100		

25

37.5

50

62.5

75

87.5

75

62.5

50

37.5

25

12.5

No

REGISTER 3-6: CONFIGURATION WORD 3H (30 0005h): WINDOWED WATCHDOG TIMER

101

100

011

010

001

000

101

100

011

010

001

000

Yes

R/W/HC-0	/0 R/W-0/0	U-0	R-0/0	R-0/0	U-0	U-0	U-0
CSWHOL	D SOSCPWR	—	ORDY	NOSCR	—	—	—
bit 7				•		•	bit 0
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is ur	nchanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is s	set	'0' = Bit is cle	ared	HC = Bit is cl	eared by hardw	vare	
bit 7	CSWHOLD:	Clock Switch H	lold bit				
	1 = Clock s	witch will hold (with interrupt)	when the oscill	ator selected b	y NOSC is rea	dy
	0 = Clock s	witch may proc	eed when the c	scillator select	ed by NOSC is	ready; NOSCF	R
	become	es '1', the switc	h will occur				
bit 6	SOSCPWR:	Secondary Os	cillator Power N	/lode Select bit			
	1 = Second	ary oscillator o	perating in Higi	h-Power mode			
L:1 F							
DIT 5	bit 5 Unimplemented: Read as '0'						
bit 4	ORDY: Oscil	lator Ready bit	(read-only)				_
	1 = OSCCO	DN1 = OSCCO	N2; the current	system clock i	s the clock spe	cified by NOS	C
		switch is in pro	gress	(1)			
bit 3	NOSCR: Nev	w Oscillator is F	Ready bit (read	-only)(')			
	1 = A clock switch is in progress and the oscillator selected by NOSC indicates a "ready" condition					dy" condition	
U = A GOOK SWICH IS NOT IN Progress, or the NOSO-selected oscillator is not yet ready							
DIT 2-0	Unimplemen	ited: Read as	U				
Note 1:	If $CSWHOLD = 0$	the user may	not see this bit	set because, v	when the oscilla	tor becomes re	eady there

Note 1: If CSWHOLD = 0, the user may not see this bit set because, when the oscillator becomes ready there may be a delay of one instruction clock before this bit is set. The clock switch occurs in the next instruction cycle and this bit is cleared.

R-q/q	R-q/q	R-q/q	R-q/q	R-q/q	R-q/q	U-0	R-q/q
EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	—	PLLR
bit 7 bit							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	iown	-n/n = Value	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Reset va	lue is determine	ed by hardware	•
bit 7	EXTOR: EXT	OSC (external)	Oscillator Re	ady bit			
	1 = The os	cillator is ready	to be used	t vot roodv to k			
hit C			ableu, or is no	i yel ready to i	be used		
DILO	1 = The ose	cillator is ready	to be used				
	0 = The osc	illator is not en	abled, or is no	t yet ready to b	be used		
bit 5	MFOR: MFIN	ITOSC Oscillate	or Ready				
	1 = The osc	illator is ready	to be used				
	0 = The osc	illator is not en	abled, or is no	t yet ready to b	be used		
bit 4	LFOR: LFINT	FOSC Oscillato	r Ready bit				
	1 = 1he oscillations = The oscillations of the oscillation of the os	cillator is ready	to be used	t vet ready to h			
hit 3	SOR: Second	harv (Timer1) (scillator Read	v hit			
bit 0	1 = The os	cillator is ready	to be used	y bit			
	0 = The osc	cillator is not en	abled, or is no	ot yet ready to	be used		
bit 2	ADOR: ADC	Oscillator Read	dy bit				
	1 = The os	cillator is ready	to be used				
	0 = The oscillator is not enabled, or is not yet ready to be used						
bit 1	bit 1 Unimplemented: Read as '0'						
bit 0	PLLR: PLL is	Ready bit	uppd				
	1 = The PL	is not enabled	, the required	input source is	s not ready, or t	he PLL is not lo	ocked.
			.,				

REGISTER 4-4: OSCSTAT: OSCILLATOR STATUS REGISTER 1

10.6 Data Addressing Modes

Note:	The execution of some instructions in the
	core PIC18 instruction set are changed
	when the PIC18 extended instruction set is
	enabled. See Section 10.7 "Data Mem-
	ory and the Extended Instruction Set"
	for more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 10.7.1 "Indexed Addressing with Literal Offset**".

10.6.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

10.6.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 10.4.3 "General Purpose Register File") or a location in the Access Bank (Section 10.4.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 10.4.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

10.6.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations which are to be read or written. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 10-5.

EXAMPLE 10-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0,	10 0h	;	
NEXT	CLRF	POSTIN	C0	;	Clear INDF
				;	register then
				;	inc pointer
	BTFSS	FSROH,	1	;	All done with
				;	Bankl?
	BRA	NEXT		;	NO, clear next
CONTINUE				;	YES, continue

 $[\]ensuremath{\textcircled{}^{\odot}}$ 2016-2017 Microchip Technology Inc.

REGISTER 13-3: CRCDATH: CRC DATA HIGH BYTE REGISTER

R/W-xx	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
			DATA	<15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets

bit 7-0 DATA<15:8>: CRC Input/Output Data bits

'1' = Bit is set

REGISTER 13-4: CRCDATL: CRC DATA LOW BYTE REGISTER

'0' = Bit is cleared

R/W-xx	R/W-x/x						
DATA<7:0>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **DATA<7:0>**: CRC Input/Output Data bits Writing to this register fills the shifter.

REGISTER 13-5: CRCACCH: CRC ACCUMULATOR HIGH BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACC<15:8>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ACC<15:8>: CRC Accumulator Register bits Writing to this register writes to the CRC accumulator register. Reading from this register reads the CRC accumulator.





Peripheral	PPS Input Register	Default Pin Selection at POR	Register Reset Value at POR	Input Available from Selected PORTx		from RTx
Interrupt 0	INT0PPS	RB0	5'b0 1000	А	В	
Interrupt 1	INT1PPS	RB1	5'b0 1001	А	В	_
Interrupt 2	INT2PPS	RB2	5'b0 1010	А	В	_
Timer0 Clock	T0CKIPPS	RA4	5'b0 0100	А	В	
Timer1 Clock	T1CKIPPS	RC0	5'b1 0000	А	—	С
Timer1 Gate	T1GPPS	RB5	5'b0 1101	_	В	С
Timer3 Clock	T3CKIPPS	RC0	5'b1 0000	_	В	С
Timer3 Gate	T3GPPS	RC0	5'b1 0000	А	—	С
Timer5 Clock	T5CKIPPS	RC2	5'bl 0010	A	_	С
Timer5 Gate	T5GPPS	RB4	5'b0 1100	_	В	С
Timer2 Clock	T2INPPS	RC3	5'bl 0011	A	_	С
Timer4 Clock	T4INPPS	RC5	5'bl 0101	_	В	С
Timer6 Clock	T6INPPS	RB7	5'b0 1111	_	В	С
CCP1	CCP1PPS	RC2	5'bl 0010	_	В	С
CCP2	CCP2PPS	RC1	5'bl 0001	_	В	С
CWG	CWG1PPS	RB0	5'b0 1000	_	В	С
DSM Carrier Low	MDCARLPPS	RA3	5'b0 0011	А	_	С
DSM Carrier High	MDCARHPPS	RA4	5'b0 0100	А	_	С
DSM Source	MDSRCPPS	RA5	5'b0 0101	А	—	С
ADC Conversion Trigger	ADACTPPS	RB4	5'b0 1100	_	В	С
MSSP1 Clock	SSP1CLKPPS	RC3	5'bl 0011	_	В	С
MSSP1 Data	SSP1DATPPS	RC4	5'bl 0100	—	В	С
MSSP1 Slave Select	SSP1SSPPS	RA5	5'b0 0101	А	_	С
EUSART1 Receive	RX1PPS	RC7	5'bl 0111	_	В	С
EUSART1 Transmit	TX1PPS	RC6	5'b1 0110	_	В	С

 TABLE 17-1:
 PPS INPUT REGISTER DETAILS

REGISTER 17-2. RXVPPS: PIN RXV OUTPUT SOURCE SELECTION REGISTER	REGISTER 17-2:	RXVPPS: PIN RXV OUTPUT SOURCE SELECTION REGISTER
---	----------------	--

U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
—	—	—			RxyPPS<4:0>	>	
bit 7							bit 0

Legend: R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

bit 7-5 Unimplemented: Read as '0'

bit 4-0 RxyPPS<4:0>: Pin Rxy Output Source Selection bits

PryPDS<4.05	Pin Pxy Output Source	Device Configuration				
IXXyFF 354.02		PIC18(L)F24/25K40				
0x13	ADGRDB	А	_	С		
0x12	ADGRDA	А	_	С		
0x11	DSM	А	_	С		
0x10	CLKR	-	В	С		
0x0F	TMR0	-	В	С		
0x0E	MSSP1 (SDO/SDA)	-	В	С		
0x0D	MSSP1 (SCK/SCL)	-	В	С		
0x0C	CMP2	А	-	С		
0x0B	CMP1	А	_	С		
0x0A	EUSART1 (RX)	-	В	С		
0x09	EUSART1 (TX)	_	В	С		
0x08	PWM4	А	_	С		
0x07	PWM3	А	_	С		
0x06	CCP2	-	В	С		
0x05	CCP1	-	В	С		
0x04	CWG1D	-	В	С		
0x03	CWG1C	_	В	С		
0x02	CWG1B		В	С		
0x01	CWG1A		В	С		
0x00	LATxy	А	В	С		

PIC18(L)F24/25K40

REGISTER 18-2:	T0CO	N1: TIMER0 (CONTROL R	EGISTER 1			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
T0	CS<2:0>		TOASYNC		T0CKP	S<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unchange	ed	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other F			
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7-5 TO 11 11 10 10 01 01 00 00 00	CS<2:0>: 1 1 = Reserv 0 = Reserv 1 = SOSC 0 = LFINT 1 = HFINT 0 = Fosc/4 1 = Pin sel 0 = Pin sel	Fimer0 Clock Se ved OSC OSC 4 lected by T0CK lected by T0CK	UICE Select b IPPS (Inverter IPPS (Non-inv	its d) /erted)			
bit 4 TO .	ASYNC: T = The inpu = The inpu	MR0 Input Asy it to the TMR0 it to the TMR0	nchronization counter is not counter is syne	Enable bit synchronized t chronized to F	to system clocks osc/4	3	
bit 3-0 T0 11 11 11 11 11 10 10 10 10 10 10 10 10	CKPS<3:0 11 = 1:327 10 = 1:163 01 = 1:819 00 = 1:409 11 = 1:204 10 = 1:102 00 = 1:512 00 = 1:256 11 = 1:264 10 = 1:64 10 = 1:16 11 = 1:8 10 = 1:4 01 = 1:2 00 = 1:1	 Prescaler R 768 884 92 96 88 24 25 33 	ate Select bit				

REGISTER 18-3: TMR0L: TIMER0 COUNT REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			TMR)<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value at POR and BOR/Value at all other Rese			ther Resets

bit 7-0 TMR0<7:0>:TMR0 Counter bits <7:0>

'1' = Bit is set

REGISTER 18-4: TMR0H: TIMER0 PERIOD REGISTER

'0' = Bit is cleared

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | TMR0 | <15:8> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 When T016BIT = 0 **PR0<7:0>:**TMR0 Period Register Bits <7:0> When T016BIT = 1 **TMR0<15:8>:** TMR0 Counter bits <15:8>

TABLE 18-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
TMR0L	TMR0<7:0>							220	
TMR0H				TMR0	TMR0<15:8>				
T0CON0	T0EN	—	TOOUT	T016BIT	T016BIT T0OUTPS<3:0>				218
T0CON1		T0CS<2:0>		T0ASYNC T0CKPS<3:0>				219	
T0CKIPPS	-	—	—	T0CKIPPS<4:0>				211	
TMR0PPS	_	—	—		TMRC)PPS<4:0>			211
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	—	—	INT2EDG	INT1EDG	INT0EDG	166
PIR0	-	—	TMR0IF	IOCIF	—	INT2IF	INT1IF	INT0IF	167
PIE0	_	—	TMR0IE	IOCIE	—	INT2IE	INT1IE	INT0IE	175
IPR0	_	_	TMR0IP	IOCIP	_	INT2IP	INT1IP	INT0IP	183
PMD1		TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	65

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

REGISTER 19-4: TMRxGATE: TIMERx GATE ISM REGISTER

U-0	U-0	U-0	U-0	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u
_	—	—	_		GSS	<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	u = unchanged

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **GSS<3:0>:** Timerx Gate Source Selection bits

688	Timer1	Timer3	Timer5
033	Gate Source	Gate Source	Gate Source
1111	Reserved	Reserved	Reserved
1110	ZCDOUT	ZCDOUT	ZCDOUT
1101	CMP2OUT	CMP2OUT	CMP2OUT
1100	CMP1OUT	CMP1OUT	CMP1OUT
1011	PWM4OUT	PWM4OUT	PWM4OUT
1010	PWM3OUT	PWM3OUT	PWM3OUT
1001	CCP2OUT	CCP2OUT	CCP2OUT
1000	CCP1OUT	CCP10UT	CCP1OUT
0111	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)	TMR6OUT (post-scaled)
0110	TMR5 overflow	TMR5 overflow	Reserved
0101	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)	TMR4OUT (post-scaled)
0100	TMR3 overflow	Reserved	TMR3 overflow
0011	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)	TMR2OUT (post-scaled)
0010	Reserved	TMR1 overflow	TMR1 overflow
0001	TMR0 overflow	TMR0 overflow	TMR0 overflow
0000	Pin selected by T1GPPS	Pin selected by T3GPPS	Pin selected by T5GPPS

PIC18(L)F24/25K40

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	_		INT2EDG	INT1EDG	INT0EDG	166
PIE4	_	_	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	179
PIE5	_	_	_	_	_	TMR5GIE	TMR3GIE	TMR1GIE	180
PIR4	_	_	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	170
PIR5	_	_	_	_		TMR5GIF	TMR3GIF	TMR1GIF	171
IPR4	_	_	TMR6IP	TMR5IP	TMR4IP	TMR3IP	TMR2IP	TMR1IP	187
IPR5	_	_	_	_	_	TMR5GIP	TMR3GIP	TMR1GIP	188
PMD1	_	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	65
T1CON	_	_	CKPS	<1:0>	—	SYNC	RD16	ON	223
T1GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	-	—	224
T3CON	_	_	CKPS	i<1:0>	—	SYNC	RD16	ON	223
T3GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL		_	224
T5CON		_	CKPS	i<1:0>		SYNC	RD16	ON	223
T5GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL		_	224
TMR1H		Holding Regi	ster for the N	lost Significa	ant Byte of the 16	6-bit TMR1 R	egister		227
TMR1L		L	east Signific	ant Byte of th	ne 16-bit TMR1 F	Register			227
TMR3H		Holding Regi	ster for the N	lost Significa	ant Byte of the 16	6-bit TMR3 R	egister		227
TMR3L		L	east Signific	ant Byte of th	ne 16-bit TMR3 F	Register			227
TMR5H		Holding Regi	ster for the N	lost Significa	ant Byte of the 16	6-bit TMR5 R	egister		227
TMR5L		L	east Signific	ant Byte of th	ne 16-bit TMR5 F	Register			227
T1CKIPPS	_	_			T1C	KIPPS<4:0>			211
T1GPPS	_	_			T1	GPPS<4:0>			211
T3CKIPPS	_	_	_		T3C	KIPPS<4:0>			211
T3GPPS	_	_	_		Т3	GPPS<4:0>			211
T5CKIPPS	_	_	_		T5C	KIPPS<4:0>			211
T5GPPS	_	_	_		T5	GPPS<4:0>			211

TABLE 19-4: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1/3/5 AS A TIMER/COUNTER

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by TIMER1/3/5.

20.0 TIMER2/4/6 MODULE

The Timer2/4/6 modules are 8-bit timers that can operate as free-running period counters or in conjunction with external signals that control start, run, freeze, and reset operation in One-Shot and Monostable modes of operation. Sophisticated waveform control such as pulse density modulation are possible by combining the operation of these timers with other internal peripherals such as the comparators and CCP modules. Features of the timer include:

- 8-bit timer register
- · 8-bit period register
- Selectable external hardware timer Resets
- Programmable prescaler (1:1 to 1:128)
- Programmable postscaler (1:1 to 1:16)
- Selectable synchronous/asynchronous operation
- Alternate clock sources
- Interrupt-on-period

- Three modes of operation:
 - Free Running Period
 - One-shot
 - Monostable

See Figure 20-1 for a block diagram of Timer2. See Figure 20-2 for the clock source block diagram.

Note: Three identical Timer2 modules are implemented on this device. The timers are named Timer2, Timer4 and Timer6. All references to Timer2 apply as well to Timer4 and Timer6. All references to PR2 apply equally to other timers as well.



FIGURE 20-1: TIMER2 BLOCK DIAGRAM



FIGURE 20-13: LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE TIMING DIAGRAM (MODE = 10110)

REGISTER 31-13: ADCNT: ADC REPEAT COUNTER REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADCN	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkno	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	red				

bit 7-0 **ADCNT<7:0>**: ADC Repeat Count bits Determines the number of times that the ADC is triggered before the threshold is checked when the computation is Low-pass Filter, Burst Average, or Average modes. See Table 31-2 for more details.

REGISTER 31-14: ADFLTRH: ADC FILTER HIGH BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADFLTF	R<15:8>			
bit 7							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADFLTR<15:8>: ADC Filter Output Most Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.

REGISTER 31-15: ADFLTRL: ADC FILTER LOW BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
	ADFLTR<7:0>							
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADFLTR<7:0>: ADC Filter Output Least Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Low-pass Filter.





Standar	Standard Operating Conditions (unless otherwise stated)								
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
	VIL	Input Low Voltage							
		I/O PORT:							
D300		with TTL buffer	—	—	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D301			—	_	0.15 VDD	V	$1.8V \leq V\text{DD} \leq 4.5V$		
D302		with Schmitt Trigger buffer	—	_	0.2 Vdd	V	$2.0V \leq V\text{DD} \leq 5.5V$		
D303		with I ² C levels	—	_	0.3 VDD	V			
D304		with SMBus levels	—	_	0.8	V	$2.7V \leq V\text{DD} \leq 5.5V$		
D305		MCLR	_		0.2 VDD	V			
	Vih	Input High Voltage							
		I/O PORT:							
D320		with TTL buffer	2.0		—	V	$4.5V \leq V\text{DD} \leq 5.5V$		
D321			0.25 VDD + 0.8		—	V	$1.8V \leq V\text{DD} \leq 4.5V$		
D322		with Schmitt Trigger buffer	0.8 VDD	_	_	V	$2.0V \leq V \text{DD} \leq 5.5 V$		
D323		with I ² C levels	0.7 Vdd		—	V			
D324		with SMBus levels	2.1		—	V	$2.7V \leq V\text{DD} \leq 5.5V$		
D325		MCLR	0.7 Vdd			V			
	lı∟	Input Leakage Current ⁽¹⁾			•				
D340		I/O Ports	—	± 5	± 125	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 85°C		
D341			—	± 5	± 1000	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 125°C		
D342		MCLR ⁽²⁾	—	± 50	± 200	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, 85°C		
	IPUR	Weak Pull-up Current							
D350			25	120	200	μA	VDD = 3.0V, VPIN = VSS		
	Vol	Output Low Voltage							
D360		I/O ports	—	_	0.6	V	IOL = 10.0mA, VDD = 3.0V		
	Vон	Output High Voltage							
D370		I/O ports	VDD - 0.7	_		V	ЮН = 6.0 mA, VDD = 3.0V		
D380	Сю	All I/O pins	—	5	50	pF			

TABLE 37-4: I/O PORTS

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined <u>as current</u> sourced by the pin.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.





TABLE 37-19: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.		Characteristic	c	Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10			ns	
41*	T⊤0L	T0CKI Low F	ulse Width	No Prescaler	0.5 Tcy + 20			ns	
				With Prescaler	10			ns	
42*	T⊤0P	T0CKI Period	1				_	ns	N = prescale value
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler Synchronous, with Prescaler		0.5 Tcy + 20	_	_	ns	
					15	_	_	ns	
			Asynchronous		30	—	_	ns	
46*	T⊤1L	T1CKI Low Time	Synchronous, No Prescaler		0.5 Tcy + 20	_	_	ns	
			Synchronous, with Prescaler		15			ns	
			Asynchronous		30			ns	
47*	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_		ns	N = prescale value
			Asynchronous		60	_	_	ns	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	ge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.40 BSC	
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.127 REF	
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.55	2.65	2.75
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.55	2.65	2.75
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2 Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2