

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k40t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

U-1	U-1	R/W-1	R/W-1 F	R/W-1 R/W-1	R/W-1	R/W-1		
—	WDTCCS<2:0>				WDTCWS<2:0)>		
bit 7						bit 0		
Legend:								
R = Readable b	bit	W = Writabl	e bit U =	Unimplemented bit,	read as '1'			
-n = Value for b	lank device	'1' = Bit is s	et '0' =	Bit is cleared	x = Bit is ur	nknown		
bit 7-6	Unimplemente	ed: Read as	'1'					
Dit 5-3	bit 5-3 WDTCCS<2:0>: WDT Input Clock Selector bits If WDTE<1:0> fuses = 2'b00 This bit is ignored. Otherwise: 111 = Software Control 110 = Reserved (Default to LFINTOSC)							
	001 = WI	DT reference	clock is the 31.0 kH	Iz LFINTOSC (defaul	lt value)			
bit 2-0	WDTCWS<2:0	>: WDT Win	dow Select bits					
			WINDOW at P	OR	Software	Keyed		
	WDTCWS	WDTCWS Value		Window opening Percent of time	control of WINDOW	access required?		
	111	111	n/a	100	Yes	No		
	110	111	n/a	100				

25

37.5

50

62.5

75

87.5

75

62.5

50

37.5

25

12.5

No

REGISTER 3-6: CONFIGURATION WORD 3H (30 0005h): WINDOWED WATCHDOG TIMER

101

100

011

010

001

000

101

100

011

010

001

000

Yes



2: If the prefetched instruction clears the interrupt enable or GIEH/L, ISR vectoring will not occur, but DOZEN is cleared and the CPU will resume execution at full speed.

8.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-Out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 8-1.





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
F26h to	_	Unimplemented								_
F22h F21h	ANSELC	ANSEL C7	ANSELC6	ANSELC5	ANSELC4	ANSELC3	ANSELC2	ANSELC1	ANSEL CO	11111111
F20h	WPLIC	WPLIC7	WPLIC6	WPLIC5	WPLIC4	WPLIC3	WPUC2	WPLIC1	WPLICO	00000000
F1Eb		00007					00002			00000000
F1Eb	SLRCONC	SLRC7	SLRC6	SLRC5	SI RC4	SLRC3	SLRC2	SLRC1	SLRCO	11111111
F1Db				INLVLC5		INLVI C3	INLVI C2			11111111
F1Ch	IOCCP	IOCCP7	IOCCP6	IOCCP5		IOCCP3	IOCCP2	IOCCP1	IOCCPO	00000000
F1Bh	IOCCN				IOCCN4	IOCCN3	IOCCN2			00000000
F1Ah	IOCCE	IOCCE7	IOCCE6	IOCCE5		IOCCE3	IOCCE2	IOCCE1	IOCCEO	00000000
F10h										11111111
F18h	WPUB	WPUB7	WPUB6	WPLIB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	00000000
F17b		ODCB7	ODCB6	ODCB5		ODCB3		ODCB1		00000000
F16h	SLRCONB	SI RB7	SI RB6	SI RB5	SI RB4	SI RB3	SI RB2	SI RB1	SI RB0	11111111
F15h			INI VI B6	INI VI B5		INI VI B3	INI VI B2		INI VI BO	11111111
F14h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBPO	00000000
E12b										00000000
F12h	IOCBE	IOCBE7	IOCBE6	IOCBE5		IOCBE3	IOCBINZ	IOCBE1	IOCBEO	00000000
E11b										11111111
F10b		WDUA7	WPUA6	WPLIA5	WPI IA/	WPI IA3	WPI IA2		WPUAD	00000000
FOEb										00000000
FOEb		SI DA7	SLDAG	SIDAS	SI DA4	SI DA3	SI DA2	SI DA1	SLRAD	11111111
FODh										11111111
FODI										11111111
			IOCANG							00000000
FUBN										00000000
FUAN	IUCAF	IUCAF7	IUCAF6	IUCAF5	IUCAF4	IUCAF3	IUCAF2	IUCAF1	IUCAFU	00000000
to EFFh	—				Unimpl	emented				—
EFEh	RC7PPS	_	_	—			RC7PPS<4:0>			00000
EFDh	RC6PPS	—	—	—			RC6PPS<4:0>			00000
EFCh	RC5PPS	—	—	—			RC5PPS<4:0>			00000
EFBh	RC4PPS	—	—	—			RC4PPS<4:0>			00000
EFAh	RC3PPS	—	—	—			RC3PPS<4:0>			00000
EF9h	RC2PPS	—	—	—	RC2PPS<4:0>					00000
EF8h	RC1PPS	—	—	—	RC1PPS<4:0>					00000
EF7h	RCOPPS	_	_	_			RC0PPS<4:0>			00000
EF6h	RB7PPS	—	—	—			RB7PPS<4:0>			00000
EF5h	RB6PPS	—	—	—			RB6PPS<4:0>			00000
EF4h	RB5PPS	—	—	—			RB5PPS<4:0>			00000
EF3h	RB4PPS	_	_	_			RB4PPS<4:0>			00000

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

10.6.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to either the INDF2 or POSTDEC2 register will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

10.7 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

10.7.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

10.7.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 10-7.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 35.2.1 "Extended Instruction Syntax"**.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISx7	TRISx6	TRISx5	TRISx4	TRISx3	TRISx2	TRISx1	TRISx0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				

x = Bit is unknown

REGISTER 15-2: TRISx: TRI-STATE CONTROL REGISTER

bit 7-0

'1' = Bit is set

TRISx<7:0>: TRISx Port I/O Tri-state Control bits

'0' = Bit is cleared

- 1 = Port output driver is disabled
- 0 = Port output driver is enabled

-n/n = Value at POR and BOR/Value at all other Resets

TABLE 15-3: TRIS REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
TRISB	TRISB7 ⁽¹⁾	TRISB6 ⁽¹⁾	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
TRISE	-	_	_		(2)	—	_	

Note 1: Bits RB6 and RB7 read '1' while in Debug mode.

2: TRISE3 bit is read-only, and will read '1'

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
ANSELx7	ANSELx6	ANSELx5	ANSELx4	ANSELx3	ANSELx2	ANSELx1	ANSELx0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				

x = Bit is unknown

REGISTER 15-4: ANSELX: ANALOG SELECT REGISTER

bit 7-0

'1' = Bit is set

ANSELx<7:0>: Analog Select on Pins Rx<7:0>

'0' = Bit is cleared

- 1 = Digital Input buffers are disabled.
- 0 = ST and TTL input devices are enabled

TABLE 15-5: ANALOG SELECT PORT REGISTERS

-n/n = Value at POR and BOR/Value at all other Resets

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ANSELA	ANSELA7	ANSELA6	ANSELA5	ANSELA4	ANSELA3	ANSELA2	ANSELA1	ANSELA0
ANSELB	ANSELB7	ANSELB6	ANSELB5	ANSELB4	ANSELB3	ANSELB2	ANSELB1	ANSELB0
ANSELC	ANSELC7	ANSELC6	ANSELC5	ANSELC4	ANSELC3	ANSELC2	ANSELC1	ANSELC0

19.4 Timer1/3/5 Prescaler

Timer1/3/5 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The CKPS bits of the TxCON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMRxH or TMRxL.

19.5 Secondary Oscillator

A secondary low-power 32.768 kHz oscillator circuit is built-in between pins SOSCI (input) and SOSCO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal. The secondary oscillator is not dedicated only to Timer1/3/5; it can also be used by other modules.

The oscillator circuit is enabled by setting the SOSCEN bit of the OSCEN register (Register 4-7). This can be used as the clock source to the Timer using the TMRxCLK bits.The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, the SOSCEN bit of the OSCEN register should be set and a suitable delay observed prior to enabling Timer1/3/5. A software check can be performed to confirm if the secondary oscillator is enabled and ready to use. This is done by polling the SOR bit of the OSCSTAT (Register 4-4).

19.6 Timer1/3/5 Operation in Asynchronous Counter Mode

If control bit SYNC of the TxCON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 19.6.1 "Reading and Writing Timer1/3/5 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

19.6.1 READING AND WRITING TIMER1/3/5 IN ASYNCHRONOUS COUNTER MODE

Reading TMRxH or TMRxL while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads. For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMRxH:TMRxL register pair.

20.0 TIMER2/4/6 MODULE

The Timer2/4/6 modules are 8-bit timers that can operate as free-running period counters or in conjunction with external signals that control start, run, freeze, and reset operation in One-Shot and Monostable modes of operation. Sophisticated waveform control such as pulse density modulation are possible by combining the operation of these timers with other internal peripherals such as the comparators and CCP modules. Features of the timer include:

- 8-bit timer register
- 8-bit period register
- · Selectable external hardware timer Resets
- Programmable prescaler (1:1 to 1:128)
- Programmable postscaler (1:1 to 1:16)
- Selectable synchronous/asynchronous operation
- Alternate clock sources
- Interrupt-on-period

- Three modes of operation:
 - Free Running Period
 - One-shot
 - Monostable

See Figure 20-1 for a block diagram of Timer2. See Figure 20-2 for the clock source block diagram.

Note: Three identical Timer2 modules are implemented on this device. The timers are named Timer2, Timer4 and Timer6. All references to Timer2 apply as well to Timer4 and Timer6. All references to PR2 apply equally to other timers as well.



FIGURE 20-1: TIMER2 BLOCK DIAGRAM

20.6 Timer2 Operation During Sleep

When PSYNC = 1, Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and T2PR registers will remain unchanged while processor is in Sleep mode.

When PSYNC = 0, Timer2 will operate in Sleep as long as the clock source selected is also still running. Selecting the LFINTOSC, MFINTOSC, or HFINTOSC oscillator as the timer clock source will keep the selected oscillator running during Sleep.



FIGURE 25-2: On Off Keying (OOK) Synchronization





FIGURE 25-4: Carrier High Synchronization (MDSHSYNC = 1, MDCLSYNC = 0)

carrier_high	
carrier_low	
modulator	
MDCHSYNC = 1 MDCLSYNC = 0	
Active Carrier State	carrier_high / both carrier_low / carrier_high / both \ carrier_low



PIC18(L)F24/25K40

26.9.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the eighth falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set.

Figure 26-19 displays a standard waveform of a 7-bit address slave transmission with AHEN enabled.

- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the eighth falling edge of the SCL line the CKP bit is cleared and SSPxIF interrupt is generated.
- 4. Slave software clears SSPxIF.
- Slave software reads the <u>ACKTIM</u> bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPxBUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets the ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the \overline{ACK} value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note: <u>SSPxBUF</u> cannot be loaded until after the ACK.

- 13. Slave sets the CKP bit releasing the clock.
- 14. Master clocks out the data from the slave and sends an ACK value on the ninth SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not ACK the slave releases the bus allowing the master to send a Stop and end the communication.

Note: Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop. After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCL low and allowing SDA to float.

26.10.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

26.10.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

The WCOL bit must be cleared by software before the next transmission.

26.10.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

26.10.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 7. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 8. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.

- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.

27.4 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDxCON register selects 16-bit mode.

The SPxBRGH, SPxBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXxSTA register and the BRG16 bit of the BAUDxCON register. In Synchronous mode, the BRGH bit is ignored.

Table 27-3 contains the formulas for determining the baud rate. Example 27-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 27-5. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPxBRGH, SPxBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

EXAMPLE 27-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = $\frac{Fosc}{64([SPxBRGH:SPxBRGL] + 1)}$

Solving for SPxBRGH:SPxBRGL:

 $SPBRGH:SPBRGL = \frac{Fosc}{Desired Baud Rate} - 1$ $= \frac{16000000}{9600} - 1$ = [25.042] = 25Calculated Baud Rate = $\frac{16000000}{64(25+1)}$ = 9615Error = $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$ $= \frac{(9615 - 9600)}{9600} = 0.16\%$



PIC18(L)F24/25K40

RRNCF Rotate Right f (No Carry)							
Synta	ax:	RRN	CF	f {,d {,	a}}		
Oper	ands:	0 ≤ f d ∈ [a ∈ [≤ 258 0,1] 0,1]	5			
Oper	ation:	(f <n> (f<0></n>	$(\cdot) \rightarrow (\cdot)$	dest <n dest<7</n 	– 1>, '>		
Statu	is Affected:	N, Z					
Enco	oding:	01	00	00d	la ff	ff	ffff
Desc	ription:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected (default), overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q	2		Q3		Q4
	Decode	Re regist	ad ær 'f'	Р	rocess Data	۷ de	Vrite to stination
<u>Exan</u>	nple 1: Before Instruc REG After Instructic REG	RRNC tion = 1 on = 1	2F 101 110	REG, 0111 1011	1, 0		
Exan	nple <u>2</u> :	RRNO	F	REG,	0, 0		
	Before Instruc	tion					
	W REG After Instructio	= ? = 1 on	101	0111			
	w REG	= 1 = 1	110 101	1011 0111			

SETF	Set f							
Syntax:	SETF f{,;	SETF f {,a}						
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]							
Operation:	$FFh\tof$							
Status Affected:	None							
Encoding:	0110	100a	ffff	ffff				
Description:	The conten are set to F If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode when tion 35.2.3 Oriented Ir eral Offset	The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- aral Offset Mode" for datails						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	1	Q4				
Decode	Read register 'f'	Proce Data	ess a re	Write egister 'f'				
Example: Before Instruc	SETF tion = 54	REG	;, 1					

REG	=	5Ah
After Instruction		
REG	=	FFh

TBLWT	Table Write							
Syntax:	TBLWT (*	*; *+; *-; +*	f)					
Operands:	None							
Operation:	if TBLWT*, (TABLAT) \rightarrow Holding Register; TBLPTR – No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register; (TBLPTR) – 1 \rightarrow TBLPTR; if TBLWT+*, (TABLAT) \rightarrow Holding Register; (TABLAT) \rightarrow Holding Register;							
Status Affected:	None							
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*				
Description:	This instruction uses the three LSBs of TBLPTR to determine which of the eight holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 11.1 "Program Flash Memory" for additional details on pro- gramming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: • no change • post-increment • pre-increment							
Words:	1							
Cycles:	2							
Q Cycle Activity:								
	Q1	Q2	Q3	Q4				
	Decode	No	No	No				
	N1-	operation	operation	operation				
	operation	operation (Read	operation	operation (Write to				

TBLWT Table Write (Continued)

Example1: TBLWT *+;								
Before Instruction								
TABLAT	=	55h						
	=	00A356h						
(00A356h)	=	FFh						
After Instructions (table write	comp	completion)						
TABLAT	=	55h						
	=	00A357h						
(00A356h)	=	55h						
Example 2: TBLWT +*;								
•								
Before Instruction								
Before Instruction TABLAT	=	34h						
Before Instruction TABLAT TBLPTR	= =	34h 01389Ah						
Before Instruction TABLAT TBLPTR HOLDING REGISTER (01389Ah)	= = =	34h 01389Ah FFh						
Before Instruction TABLAT TBLPTR HOLDING REGISTER (01389Ah) HOLDING REGISTER	= = =	34h 01389Ah FFh						
Before Instruction TABLAT TBLPTR HOLDING REGISTER (01389Ah) HOLDING REGISTER (01389Bh)	= = =	34h 01389Ah FFh FFh						
Before Instruction TABLAT TBLPTR HOLDING REGISTER (01389Ah) HOLDING REGISTER (01389Bh) After Instruction (table write of	= = = comple	34h 01389Ah FFh FFh etion)						
Before Instruction TABLAT TBLPTR HOLDING REGISTER (01389Ah) HOLDING REGISTER (01389Bh) After Instruction (table write of TABLAT	= = = comple	34h 01389Ah FFh FFh etion) 34h						
Before Instruction TABLAT TBLPTR HOLDING REGISTER (01389Ah) HOLDING REGISTER (01389Bh) After Instruction (table write of TABLAT TBLPTR HOLDING REGISTER	= = = comple = =	34h 01389Ah FFh FFh etion) 34h 01389Bh						
Before Instruction TABLAT TBLPTR HOLDING REGISTER (01389Ah) HOLDING REGISTER (01389Bh) After Instruction (table write of TABLAT TBLPTR HOLDING REGISTER (01389Ah)	= = = comple = = =	34h 01389Ah FFh FFh etion) 34h 01389Bh FFh						
Before Instruction TABLAT TBLPTR HOLDING REGISTER (01389Ah) HOLDING REGISTER (01389Bh) After Instruction (table write of TABLAT TBLPTR HOLDING REGISTER (01389Ah) HOLDING REGISTER	= = = comple = = =	34h 01389Ah FFh FFh etion) 34h 01389Bh FFh						

TABLAT)

Holding Register)

Standard Operating Conditions (unless otherwise stated)										
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions			
Data EEPROM Memory Specifications										
MEM20	ED	DataEE Byte Endurance	100k	—	—	E/W	$-40^\circ C \leq T A \leq +85^\circ C$			
MEM21	T _{D_RET}	Characteristic Retention		40	_	Year	Provided no other specifications are violated			
MEM22	N _{D_REF}	Total Erase/Write Cycles before Refresh	1M 500k	10M —		E/W	$\begin{array}{l} -40^\circ C \leq T_A \leq +60^\circ C \\ -40^\circ C \leq T_A \leq +85^\circ C \end{array}$			
MEM23	$V_{D_{RW}}$	VDD for Read or Erase/Write operation	VDDMIN	—	VDDMAX	V				
MEM24	$T_{D_{BEW}}$	Byte Erase and Write Cycle Time	_	4.0	5.0	ms				
Program Flash Memory Specifications										
MEM30	E _P	Flash Memory Cell Endurance	10k	—	—	E/W	-40°C ≤ TA ≤ +85°C (Note 1)			
MEM32	T _{P_RET}	Characteristic Retention		40	_	Year	Provided no other specifications are violated			
MEM33	$V_{P_{RD}}$	VDD for Read operation	VDDMIN	—	VDDMAX	V				
MEM34	V _{P_REW}	VDD for Row Erase or Write operation	VDDMIN	_	VDDMAX	V				
MEM35	T _{P_REW}	Self-Timed Row Erase or Self-Timed Write	_	2.0	2.5	ms				

TABLE 37-5: MEMORY PROGRAMMING SPECIFICATIONS

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Flash Memory Cell Endurance for the Flash memory is defined as: One Row Erase operation and one Self-Timed Write.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2016-2017, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-1641-8