

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k40t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

5.0 REFERENCE CLOCK OUTPUT MODULE

The reference clock output module provides the ability to send a clock signal to the clock reference output pin (CLKR). The reference clock output can also be used as a signal for other peripherals, such as the Data Signal Modulator (DSM), Memory Scanner and Timer module.

The reference clock output module has the following features:

- Selectable clock source using the CLKRCLK register
- Programmable clock divider
- · Selectable duty cycle



FIGURE 5-1: CLOCK REFERENCE BLOCK DIAGRAM

10.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate buses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Program Flash Memory and Data EEPROM Memory is provided in **Section 11.0 "Nonvolatile Memory** (NVM) Control".

10.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2 Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2 Mbyte address will return all '0's (a NOP instruction).

These devices contains the following:

- PIC18(L)F24K40: 16 Kbytes of Flash memory, up to 8,192 single-word instructions
- PIC18(L)F25K40: 32 K bytes of Flash memory, up to 16,384 single-word instructions

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

Note: For memory information on this family of devices, see Table 10-1 and Table 10-2.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3		Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR	
F26h to	_	Unimplemented							_		
F22h F21h	ANSELC	ANSEL C7	ANSELC6	ANSELC5	ANSELC4	ANSELC3	ANSELC2	ANSELC1	ANSEL CO	11111111	
F20h	WPLIC	WPLIC7	WPLIC6	WPLIC5	WPLIC4	WPLIC3	WPUC2	WPLIC1	WPLICO	00000000	
F1Eb		00007					00002			00000000	
F1Eb	SLRCONC	SLRC7	SLRC6	SLRC5	SI RC4	SLRC3	SLRC2	SLRC1	SLRCO	11111111	
F1Db				INLVI C5		INLVI C3	INLVI C2			11111111	
F1Ch	IOCCP	IOCCP7	IOCCP6	IOCCP5		IOCCP3	IOCCP2	IOCCP1	IOCCPO	00000000	
F1Bh	IOCCN				IOCCN4	IOCCN3	IOCCN2			00000000	
F1Ah	IOCCE	IOCCE7	IOCCE6	IOCCE5		IOCCE3	IOCCE2	IOCCE1	IOCCEO	00000000	
F10h										11111111	
F18h	WPUB	WPUB7	WPUB6	WPLIB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	00000000	
F17b		ODCB7	ODCB6	ODCB5		ODCB3		ODCB1		00000000	
F16h	SLRCONB	SI RB7	SI RB6	SI RB5	SI RB4	SI RB3	SI RB2	SI RB1	SI RB0	11111111	
F15h			INI VI B6	INI VI B5		INI VI B3	INI VI B2		INI VI BO	11111111	
F14h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBPO	00000000	
E12b										00000000	
F12h	IOCBE	IOCBE7	IOCBE6	IOCBE5		IOCBE3	IOCBINZ	IOCBE1	IOCBEO	00000000	
E11b										11111111	
F10b		WDUA7	WPUA6	WPLIA5	WPI IA/	WPI IA3	WPI IA2		WPUAD	00000000	
FOEb										00000000	
FOEb		SI DA7	SLDAG	SIDAS	SI DA4	SI DA3	SI DA2	SI DA1	SLRAD	11111111	
FODh										11111111	
FODI										11111111	
			IOCANG							00000000	
FUBN										00000000	
FUAN	IUCAF	IUCAF7	IUCAF6	IUCAF5	IUCAF4	IUCAF3	IUCAFZ	IUCAF1	IUCAFU	00000000	
to EFFh	—				Unimpl	emented				—	
EFEh	RC7PPS	_	_	—			RC7PPS<4:0>			00000	
EFDh	RC6PPS	—	—	—			RC6PPS<4:0>			00000	
EFCh	RC5PPS	—	—	—			RC5PPS<4:0>			00000	
EFBh	RC4PPS	—	—	—			RC4PPS<4:0>			00000	
EFAh	RC3PPS	—	—	—	RC3PPS<4:0>					00000	
EF9h	RC2PPS	—	—	—	RC2PPS<4:0>					00000	
EF8h	RC1PPS	—	—	—	RC1PPS<4:0>					00000	
EF7h	RCOPPS	_	_	_		RC0PPS<4:0>					
EF6h	RB7PPS	—	—	—		RB7PPS<4:0> -					
EF5h	RB6PPS	—	—	—			RB6PPS<4:0>			00000	
EF4h	RB5PPS	—	—	—			RB5PPS<4:0>			00000	
EF3h	RB4PPS	_	_	_		RB4PPS<4:0> -					

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

TABLE 11-3: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

FIGURE 11-3:

TABLE POINTER BOUNDARIES BASED ON OPERATION



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			NVMCC	DN2<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimpler	nented bit, read	d as '0'	
x = Bit is unkn	own	'0' = Bit is cleare	d	'1' = Bit is set			
-n = Value at F	POR						

REGISTER 11-2: NVMCON2: NONVOLATILE MEMORY CONTROL 2 REGISTER

bit 7-0 NVMCON2<7:0>:

Refer to Section 11.1.4 "NVM Unlock Sequence".

Note 1: This register always reads zeros, regardless of data written.

Register 11-3: NVMADRL: Data EEPROM Memory Address Low

-				•			
R/W-x/0							
			NVMAD	R<7:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
x = Bit is unknown	'0' = Bit is cleared	'1' = Bit is set
-n = Value at POR		

bit 7-0 NVMADR<7:0>: EEPROM Read Address bits

REGISTER 11-4: NVMADRH: DATA EEPROM MEMORY ADDRESS HIGH⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u
—	—	—	—	—	_	NVMAE)R<9:8>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
x = Bit is unknown	'0' = Bit is cleared	'1' = Bit is set	
-n = Value at POR			

bit 7-2 Unimplemented: Read as '0'

bit 1-0 NVMADR<9:8>: EEPROM Read Address bits

Note 1: The NVMADRH register is not implemented on PIC18(L)F24/25K40.

15.2.5 SLEW RATE CONTROL

The SLRCONx register (Register 15-7) controls the slew rate option for each port pin. Slew rate for each port pin can be controlled independently. When an SLRCONx bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONx bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

15.2.6 INPUT THRESHOLD CONTROL

The INLVLx register (Register 15-8) controls the input voltage threshold for each of the available PORTx input pins. A selection between the Schmitt Trigger CMOS or the TTL compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTx register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 37-8 for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

15.2.7 WEAK PULL-UP CONTROL

The WPUx register (Register 15-5) controls the individual weak pull-ups for each port pin.

15.2.8 EDGE SELECTABLE INTERRUPT-ON-CHANGE

An interrupt can be generated by detecting a signal at the port pin that has either a rising edge or a falling edge. Any individual pin can be configured to generate an interrupt. The interrupt-on-change module is present on all the pins that are common between 28-pin and 40/44-pin devices. For further details about the IOC module refer to **Section 16.0 "Interrupt-on-Change**".

15.3 PORTE Registers

EXAMPLE 15-2: INITIALIZING PORTE

	-		
CLRF	PORTE	;	Initialize PORTE by
		;	clearing output
		;	data latches
CLRF	LATE	;	Alternate method
		;	to clear output
		;	data latches
CLRF	ANSELE	;	Configure analog pins
		;	for digital only
MOVLW	05h	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISE	;	Set RE<0> as input
		;	RE<1> as output
		;	RE<2> as input

15.3.1 PORTE ON 28-PIN DEVICES

For PIC18(L)F2xK40 devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In this case, PORTE is a single bit, inputonly port comprised of RE3 only. The pin operates as previously described. RE3 in PORTE register is a readonly bit and will read '1' when MCLRE = 1 (i.e., Master Clear enabled).

15.3.2 RE3 WEAK PULL-UP

The port RE3 pin has an individually controlled weak internal pull-up. When set, the WPUE3 bit enables the RE3 pin pull-up. When the RE3 port pin is configured as MCLR, (CONFIG2L, MCLRE = 1 and CONFIG4H, LVP = 0), or configured for Low-Voltage Programming, (MCLRE = x and LVP = 1), the pull-up is always enabled and the WPUE3 bit has no effect.

15.3.3 INTERRUPT-ON-CHANGE

The interrupt-on-change feature is available only on the RE3 pin for all devices. For further details refer to **Section 14.11 "Interrupt-on-Change"**.

19.7 Timer1/3/5 16-Bit Read/Write Mode

Timer1/3/5 can be configured to read and write all 16 bits of data, to and from, the 8-bit TMRxL and TMRxH registers, simultaneously. The 16-bit read and write operations are enabled by setting the RD16 bit of the TxCON register.

To accomplish this function, the TMRxH register value is mapped to a buffer register called the TMRxH buffer register. While in 16-Bit mode, the TMRxH register is not directly readable or writable and all read and write operations take place through the use of this TMRxH buffer register.

When a read from the TMRxL register is requested, the value of the TMRxH register is simultaneously loaded into the TMRxH buffer register. When a read from the TMRxH register is requested, the value is provided from the TMRxH buffer register instead. This provides the user with the ability to accurately read all 16 bits of the Timer1/3/5 value from a single instance in time. Reference the block diagram in Figure 19-2 for more details.

In contrast, when not in 16-Bit mode, the user must read each register separately and determine if the values have become invalid due to a rollover that may have occurred between the read operations.

When a write request of the TMRxL register is requested, the TMRxH buffer register is simultaneously updated with the contents of the TMRxH register. The value of TMRxH must be preloaded into the TMRxH buffer register prior to the write request for the TMRxL register. This provides the user with the ability to write all 16 bits to the TMRxL:TMRxH register pair at the same time.

Any requests to write to the TMRxH directly does not clear the Timer1/3/5 prescaler value. The prescaler value is only cleared through write requests to the TMRxL register.

FIGURE 19-2:

TIMER1/3/5 16-BIT READ/WRITE MODE BLOCK DIAGRAM



19.8 Timer1/3/5 Gate

Timer1/3/5 can be configured to count freely or the count can be enabled and disabled using Timer1/3/5 gate circuitry. This is also referred to as Timer1/3/5 gate enable.

Timer1/3/5 gate can also be driven by multiple selectable sources.

19.8.1 TIMER1/3/5 GATE ENABLE

The Timer1/3/5 Gate Enable mode is enabled by setting the TMRxGE bit of the TxGCON register. The polarity of the Timer1/3/5 Gate Enable mode is configured using the TxGPOL bit of the TxGCON register.

When Timer1/3/5 Gate Enable mode is enabled, Timer1/3/5 will increment on the rising edge of the Timer1/3/5 clock source. When Timer1/3/5 Gate signal is inactive, the timer will not increment and hold the current count. Enable mode is disabled, no incrementing will occur and Timer1/3/5 will hold the current count. See Figure 19-4 for timing details.

TABLE 19-3:	TIMER1/3/5 GATE ENABLE
	SELECTIONS

TMRxCLK	TxGPOL	TxG	Timer1/3/5 Operation
\uparrow	1	1	Counts
\uparrow	1	0	Holds Count
\uparrow	0	1	Holds Count
\uparrow	0	0	Counts

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	_		INT2EDG	INT1EDG	INT0EDG	166
PIE4	_	_	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	179
PIE5	_	_	_	_	_	TMR5GIE	TMR3GIE	TMR1GIE	180
PIR4	_	_	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	170
PIR5	_	_	_	_		TMR5GIF	TMR3GIF	TMR1GIF	171
IPR4	_	_	TMR6IP	TMR5IP	TMR4IP	TMR3IP	TMR2IP	TMR1IP	187
IPR5		_		_	_	TMR5GIP	TMR3GIP	TMR1GIP	188
PMD1	_	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	65
T1CON	_	_	CKPS	<1:0>	_	SYNC	RD16	ON	223
T1GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	-	—	224
T3CON	_	_	CKPS	i<1:0>	—	SYNC	RD16	ON	223
T3GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL		_	224
T5CON		_	CKPS	i<1:0>		SYNC	RD16	ON	223
T5GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL		_	224
TMR1H		Holding Regi	ster for the N	lost Significa	ant Byte of the 16	6-bit TMR1 R	egister		227
TMR1L		L	east Signific	ant Byte of th	ne 16-bit TMR1 F	Register			227
TMR3H		Holding Regi	ster for the N	lost Significa	ant Byte of the 16	6-bit TMR3 R	egister		227
TMR3L		L	east Signific	ant Byte of th	ne 16-bit TMR3 F	Register			227
TMR5H		Holding Regi	ster for the N	lost Significa	ant Byte of the 16	6-bit TMR5 R	egister		227
TMR5L		L	east Signific	ant Byte of th	ne 16-bit TMR5 F	Register			227
T1CKIPPS	_	_			T1C	KIPPS<4:0>			211
T1GPPS	_	_			T1	GPPS<4:0>			211
T3CKIPPS	_	_	_		T3C	KIPPS<4:0>			211
T3GPPS	_	_	_		Т3	GPPS<4:0>			211
T5CKIPPS	_	_	_		T5C	KIPPS<4:0>			211
T5GPPS	_	_	_		T5	GPPS<4:0>			211

TABLE 19-4: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1/3/5 AS A TIMER/COUNTER

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by TIMER1/3/5.

					<u> </u>	/				
R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WCOL	_ SSPOV ⁽¹⁾	SSPEN ⁽²⁾	CKP	SSPM3 ⁽⁴⁾	SSPM2 ⁽⁴⁾	SSPM1 ⁽⁴⁾	SSPM0 ⁽⁴⁾			
bit 7							bit 0			
Legend:										
R = Read	lable bit	W = Writable I	oit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	WCOL: Write	e Collision Deteo	ct bit							
	1 = The SSF	PxBUF register i	s written while	e it is still transr	nitting the prev	ious word (mus	t be cleared in			
	software	e)								
bit 6	SSPOV: Red	eive Overflow Ir	idicator bit"							
	SPI Slave mo	<u>ode:</u>				u				
	1 = A new b	yte is received	While the SSP	2XBUF register	is still noiding	the previous da	ata. In case of			
	the SSF	xBUF, even if	only transmit	ting data. to a	avoid setting o	overflow (must	be cleared in			
	software	e).			Jere Comig	(
	0 = No over	flow								
bit 5	SSPEN: Mas	ster Synchronou	s Serial Port I	Enable bit ⁽²⁾						
	1 = Enables	serial port and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins								
	0 = Disables	serial port and o	configures the	se pins as I/O j	port pins					
bit 4	CKP: Clock I	Polarity Select b	it							
	1 = Idle state	for the clock is	a high level							
h:+ 0 0					-+ h :+- (4)					
DIT 3-0	SSPM<3:0>:	Master Synchro	onous Serial I		Ct Dits (3)					
	1010 = SPI	Vlaster mode: Cl	OCK = FOSC/	(4 <u>* (S</u> SPxADD a: <u>SSx</u> pin cont	$+1))^{(0)}$		od as I/O pin			
	0101 = SPI3	Slave mode: Clo Slave mode: Clo	ick = SCKx pi	n, <u>SSx</u> pin cont	rol is enabled,	SSX can be use				
	0011 = SPI	Master mode: C	ock = TMR2	output/2						
	0010 = SPI	Master mode: C	ock = Fosc/6	4						
	0001 = SPI	Master mode: C	ock = Fosc/1	6						
	0000 = SPI	vlaster mode: C	OCK = FOSC/4							
Note 1:	In Master mode,	the overflow bit	is not set sind	e each new ree	ception (and tra	ansmission) is ii	nitiated by			
	writing to the SS	PxBUF register.								
2:	When enabled, t	hese pins must	be properly co	onfigured as inp	outs or outputs.					
3:	SSPxADD = 0 is	not supported.								

REGISTER 26-2: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE)

4: Bit combinations not specifically listed here are either reserved or implemented in I²C mode only.

26.5.4 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPxCON1<3:0> = 0100).

FIGURE 26-5: SPI DAISY-CHAIN CONNECTION

When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven.

When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - 2: When the SPI is used in Slave mode with CKE set; the user must enable SS pin control.
 - While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDxCON	ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN	389
INTCON	GIE/GIEH	PEIE/GIEL	IPEN	_	—	INT2EDG	INT1EDG	INT0EDG	166
PIE3	_	—	RC1IE	TX1IE	—	_	BCL1IE	SSP1IE	178
PIR3	_	—	RC1IF	TX1IF	_	_	BCL1IF	SSP1IF	170
IPR3	_	—	RC1IP	TX1IP	—	—	BCL1IP	SSP1IP	186
RCxSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	388
RxyPPS	_	—				RxyPPS<4:0	>		213
TXxPPS	_	—				TXPPS<4:0>	>		211
SPxBRGH			EUSARTx	Baud Rate	Generator, H	igh Byte			398*
SPxBRGL			EUSART	Baud Rate	Generator, L	ow Byte			398*
TXxREG	EUSARTx Transmit Data Register					390*			
TXxSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	387

TABLE 27-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
TRANSMISSION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission.

* Page provides register information.

TABLE 31-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES^(1,4)

ADC Clock Period (TAD)		Device Frequency (Fosc)						
ADC Clock Source	ADCS<5:0>	64 MHz	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000000	31.25 ns ⁽²⁾	62.5 ns ⁽²⁾	100 ns ⁽²⁾	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs
Fosc/4	000001	62.5 ns ⁽²⁾	125 ns ⁽²⁾	200 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs
Fosc/6	000010	125 ns ⁽²⁾	187.5 ns ⁽²⁾	300 ns ⁽²⁾	375 ns ⁽²⁾	750 ns ⁽²⁾	1.5 μs	6.0 μs
Fosc/8	000011	187.5 ns ⁽²⁾	250 ns ⁽²⁾	400 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	2.0 μs	8.0 μs ⁽³⁾
Fosc/16	000100	250 ns ⁽²⁾	500 ns ⁽²⁾	800 ns ⁽²⁾	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽³⁾
Fosc/128	111111	2.0 μs	4.0 μs	6.4 μs	8.0 μs	16.0 μs ⁽³⁾	32.0 μs ⁽²⁾	128.0 μs ⁽²⁾
FRC	ADCS(ADCON0<4>) = 1	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs

Legend: Shaded cells are outside of recommended range.

Note 1: See TAD parameter for FRC source typical TAD value.

2: These values violate the required TAD time.

- **3:** Outside the recommended TAD time.
- 4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

FIGURE 31-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



31.4 Capacitive Voltage Divider (CVD) Features

The ADC module contains several features that allow the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications. Figure 31-6 shows the basic block diagram of the CVD portion of the ADC module.





35.0 INSTRUCTION SET SUMMARY

PIC18(L)F2x/4xK40 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of eight new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

35.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous $PIC^{\textcircled{B}}$ MCU instruction sets, while maintaining an easy migration from these $PIC^{\textcircled{B}}$ MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- · Byte-oriented operations
- **Bit-oriented** operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 35-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 35-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The literal instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The control instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the four MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 35-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 35-2, lists the standard instructions recognized by the Microchip Assembler (MPASMTM).

Section 35.1.1 "Standard Instruction Set" provides a description of each instruction.

CPF	SEQ	Compare	Compare f with W, skip if f = W					
Synta	ax:	CPFSEQ	CPFSEQ f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
Oper	ation:	(f) – (W), skip if (f) = (unsigned o	(f) – (W), skip if (f) = (W) (unsigned comparison)					
Statu	is Affected:	None						
Enco	oding:	0110	0110 001a ffff ffff					
Description:		Compares location 'f' t performing If 'f' = W, th discarded a instead, ma instruction.	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction					
		If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode wher tion 35.2.3 Oriented In eral Offset	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:		1						
Cycles: Q Cycle Activity:		1(2) Note: 3 c by :	Note: 3 cycles if skip and followed by a 2-word instruction.					
	Q1	Q2	Q3	Q4				
	Decode	Read	Process	No				
		register 'f'	Data	operation				
If sk	ip:	00	00	04				
	Q1	Q2	Q3	Q4				
	operation	operation	operation	operation				
lf sk	ip and followed	d by 2-word in	struction:					
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	NO	NO	NO	NO				
	operation	operation	operation	operation				
Example:		HERE NEQUAL EQUAL	CPFSEQ REG : :	·, 0				
	Before Instruc PC Addre W REG After Instructio If REG PC If REG	tion = SS = HE = ? = ? on = W; = Ad ≠ W;	RE	5) AT 1				
	.0	70		/				

DEC	FSZ	Decremer	nt f, skip if 0)	DCF	SNZ	Decreme	nt f, skip if r	not 0
Synt	ax:	DECFSZ f	{,d {,a}}		Synta	x:	DCFSNZ	f {,d {,a}}	
Ope	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Opera	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]		
Ope	ation:	(f) – 1 \rightarrow de skip if result	est, t = 0		Opera	ation:	(f) – 1 \rightarrow d skip if resu	est , It ≠ 0	
Statu	is Affected:	None			Status	s Affected:	None		
Enco	oding:	0010	11da ffi	ff ffff	Enco	ding:	0100	11da ff:	ff ffff
Desc	pription:	The content decremente placed in W placed back If the result which is alre and a NOP is it a 2-cycle i If 'a' is '0', th If 'a' is '0', th GPR bank. If 'a' is '0' an set is enable in Indexed L mode when tion 35.2.3 Oriented In eral Offset	ts of register "i ed. If 'd' is '0', '. If 'd' is '1', th k in register 'f' is '0', the nex eady fetched, s executed ins instruction. The Access Bain the BSR is use and the extend ed, this instruc- Literal Offset A ever $f \le 95$ (5 "Byte-Orient instructions in Mode" for de	f' are the result is (default). t instruction, is discarded stead, making hk is selected. d to select the ed instruction ction operates Addressing Fh). See Sec- ed and Bit- Indexed Lit- tails.	Desci	iption:	The conter decrement placed in V placed bac If the resul instruction discarded instead, m instruction If 'a' is '0', If 'a' is '0', GPR bank If 'a' is '0' a set is enab in Indexed mode whe tion 35.2.3 Oriented I	the sof register ' ed. If 'd' is '0', V. If 'd' is '1', the is not '0', the which is alread and a NOP is e aking it a 2-cyc the Access Baithe BSR is use and the extend led, this instru- Literal Offset <i>J</i> mever f ≤ 95 (5 5 "Byte-Orient nstructions in	f' are the result is (default). next ady fetched, is xecuted cle mk is selected. d to select the ed instruction ction operates Addressing Fh). See Sec- ted and Bit- n Indexed Lit-
Word	ds:	1					eral Offse	t Mode" for de	etails.
Cycl	es:	1(2)			Word	S:	1		
		Note: 3 cy by a	cles if skip an 2-word instru	d followed iction.	Cycle	s:	1(2) Note: 3	cycles if skip a	and followed
QC	ycle Activity:			<i></i>	0.0	cle Activity:	by		
	Q1 Decede	Q2 Bood	Q3 Drococc	Q4	1	01 01	02	03	04
	Decode	register 'f'	Data	destination	l r	Decode	Read	Process	Write to
lf sk		regiotoi i	2010	accuration	1	200000	register 'f'	Data	destination
	, Q1	Q2	Q3	Q4	lf ski	p:			
	No	No	No	No]	Q1	Q2	Q3	Q4
	operation	operation	operation	operation		No	No	No	No
lf sk	ip and followe	d by 2-word ins	struction:		l	operation	operation	operation	operation
	Q1	Q2	Q3	Q4	lf ski	p and followe	d by 2-word ir	struction:	_
	No	No	No	No	l r	Q1	Q2	Q3	Q4
	operation	operation	operation	operation	-	N0 operation	N0 operation	NO	NO
	NO	N0 operation	N0 operation	NO	-	No	No	No	No
	operation	operation	operation	operation	J	operation	operation	operation	operation
<u>Exar</u>	nple:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	Exam	ple:	HERE ZERO NZERO	DCFSNZ TEN	MP, 1, 0
	Before Instruc				1	Before Instruc	tion		
	After Instruction	= Address on = CNT - 1	(HERE)		,	TEMP	= on	?	
	If CNT	= 0;	(00)				=	TEMP – 1,	
	If CNT	$-$ Address \neq 0;	(CONTINUE	.)			=	o, Address (ZERO)
	PC	= Address	(HERE + 2	2)		If TEMP	≠ -	0; Address	N7FDA \
						10	-	/ 1001000 (, 2010 J

INCF	SZ	Increment f, skip if 0						
Synta	ax:	INCFSZ f	INCFSZ f {,d {,a}}					
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$					
Operation:		(f) + 1 \rightarrow de skip if result	est, t = 0					
Statu	s Affected:	None	None					
Enco	ding:	0011	11da f	fff	ffff			
Description: The contents of register 'f and incremented. If 'd' is '0', the placed in W. If 'd' is '1', the r placed back in register 'f' (de If the result is '0', the next in which is already fetched, is of and a NOP is executed instead it a 2-cycle instruction. If 'a' is '0', the Access Bank I If 'a' is '1', the BSR is used to GPR bank. If 'a' is '0' and the extended set is enabled, this instruction in Indexed Literal Offset Addo mode whenever f ≤ 95 (5Fh) tion 35.2.3 "Byte-Oriented Oriented Instructions in In eral Offset Mode" for detail					sult is sult is ault). ruction, scarded I, making selected. select the struction operates sesing See Sec- nd Bit- exed Lit-			
Word	s:	1						
Cycles:		1(2) Note: 3 cyc by a	cles if skip a 2-word inst	and follo ruction	owed			
QC	ycle Activity:							
i	Q1	Q2	Q3		Q4			
	Decode	Read	Process Data	V de	Vrite to stination			
lf sk	ip:	register i	Data	ue	Sunation			
	Q1	Q2	Q3		Q4			
	No	No	No		No			
	operation	operation	operation	op	peration			
lf sk	ip and followe	d by 2-word ins	struction:		04			
	QT	Q2	Q3 No	1	Q4			
	operation	operation	operation		peration			
	No	No	No		No			
	operation	operation	operation	op	peration			
Example:		HERE 1 NZERO : ZERO :	INCFSZ	CNT,	1, 0			
	Before Instruc PC	tion = Address	(HERE)					
	CNT If CNT PC If CNT PC PC	= CNT + 1 = 0; = Address ≠ 0; = Address	G (ZERO) G (NZERO)					

INFSNZ Increment f, skip if not 0								
Synta	ax:	INFSNZ f	INFSNZ f {,d {,a}}					
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Oper	ation:	(f) + 1 \rightarrow de skip if resul	(f) + 1 \rightarrow dest, skip if result \neq 0					
Statu	s Affected:	None						
Enco	ding:	0100	0100 10da ffff ffff					
Description: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, i discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selecter If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See See tion 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.								
Word	ls:	1						
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.								
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read	Process	Write to				
الا مار	i.e.	register T	Data	destination				
II SK	ιμ. Ο1	02	02	04				
	Q1	Q2	Q3	Q4				
	operation	operation	operation	operation				
lf sk	ip and followe	d by 2-word in	struction:					
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exan</u>	nple:	HERE ZERO NZERO	INFSNZ REG	, 1, 0				
	PC After Instruction	tion = Address	G (HERE)					
	REG If REG PC If REG PC PC	= REG + ≠ 0; = Address = 0; = Address	1 3 (NZERO) 3 (ZERO)					

LFS	R	Load FSF	R		r	MOVF	Move f		
Synta	ax:	LFSR f, k			5	Syntax:	MOVF f{,	d {,a}}	
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 409 \end{array}$	5		(Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \end{array}$		
Oper	ation:	$k \to FSRf$					a ∈ [0,1]		
Statu	is Affected:	None			(Operation:	$f \rightarrow \text{dest}$		
Enco	oding:	1110 1111	1110 00 0000 kz)ff k ₁₁ kkk kkk kkkk	F	Status Affected:	N, Z	00da ff	ff ffff
Description:		The 12-bit File Select	iteral 'k' is lo Register poir	aded into the nted to by 'f'.	[Description:	The content a destinatio	ts of register 'f	are moved to apon the
Word	ls:	2					status of 'd'	. If 'd' is '0', th	e result is
Cycle	es:	2					placed in w	k in register 'f'	(default).
QC	ycle Activity:						Location 'f'	can be anywh	ere in the
	Q1	Q2	Q3	Q4			256-byte ba	ank. ho Accoss Ba	ak is salastad
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH			If 'a 's '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction		
Exan	Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL			in Indexed I mode when tion 35.2.3 Oriented In	Literal Offset A ever f ≤ 95 (5 "Byte-Orient	Addressing Fh). See Sec- ed and Bit- Indexed Lit-
	After Instruction	, on					eral Offset	Mode" for de	tails.
	FSR2H	= 03	h		١	Vords:	1		
	FSR2L	= AE	Sh		(Cycles:	1		
						Q Cycle Activity:			
						Q1	Q2	Q3	Q4
						Decode	Read register 'f'	Process Data	Write W
					E	Example:	MOVF RI	EG, 0, 0	
						Before Instruc REG W	tion = 22 = FF	h h	
						After Instructio REG	on = 22	h	
						W	= 22	h	

SUE	BFSR	Subtrac	Subtract Literal from FSR					
Synta	ax:	SUBFSR	SUBFSR f, k					
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$					
		f ∈ [0, 1,	f ∈ [0, 1, 2]					
Oper	ation:	FSR(f) –	$FSR(f) - k \rightarrow FSRf$					
Statu	is Affected:	None						
Encoding:		1110	1001	ffkk	kkkk			
Description:		The 6-bit	The 6-bit literal 'k' is subtracted from					
		the conte	nts of the	FSR spe	cified by			
		ʻf'.						
Word	ds:	1	1					
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read	Proce	ess	Write to			
		register 'f'	Data	a de	estination			
Evon	nnlo:	GUDEOD	0 0 0 0 0					

Example: SUBFSR 2, 23h

Before Instruction FSR2 = 03FFh

After Instruct	ion	
FSR2	=	03DCh

Syntax:	SUB	ULNK k			
Operands:	$0 \le k \le 63$				
Operation:	$FSR2 - k \rightarrow FSR2$				
	(TOS	$() \rightarrow PC$			
Status Affected:	None				
Encoding:	11	10 100)1	11kk	kkkk
Words:	The 6-bit literal 'k is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where $f = 3$ (binary '11'); it operates only on FSR2.				
Cycles:	2				
Q Cycle Activit	y:				
Q1		Q2	(23	Q4
Decode	: 	Read register 'f'	Pro D	ocess ata	Write to destination
No		No	I	No	No
- ··	~ (Incration	0.00	ration	Operation

Example: SUBULNK 23h

Before Instruction						
FSR2	=	03FFh				
PC	=	0100h				
After Instruction						
FSR2	=	03DCh				
PC	=	(TOS)				

36.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

36.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker