



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf24k40t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2 Bit 1 Bit 0				Register on Page
INTCON	GIE	PEIE	_	_	_	_	_	INTEDG	166
PIE0	_	—	TMR0IE	IOCIE	-	INT2IE	INT1IE	INT0IE	175
PIE1	OSCFIE	CSWIE	_	_	_	_	ADTIE	ADIE	176
PIE2	HLVDIE	ZCDIE	_	_	_	_	C2IE	C1IE	177
PIE3	_	—	RC1IE	TX1IE	-	-	BCL1IE	SSP1IE	178
PIE4	_	—	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	179
PIE5	_	—	_	_	_	TMR5GIE	TMR3GIE	TMR1GIE	180
PIE6	_	—	_	—	_	_	CCP2IE	CCP1IE	181
PIE7	SCANIE	CRCIE	NVMIE	_	_	_	_	CWG1IE	182
PIR0	_	—	TMR0IF	IOCIF	—	INT2IF	INT1IF	INT0IF	167
PIR1	OSCFIF	CSWIF	_	_	_	_	ADTIF	ADIF	168
PIR2	HLVDIF	ZCDIF ⁽¹⁾	_	_	_	_	C2IF	C1IF	169
PIR3	_	_	RC1IF	TX1IF	-	_	BCL1IF	SSP1IF	170
PIR4	_	—	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	170
IOCAP	_	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	206
IOCAN	_	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	206
IOCAF	_	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	206
IOCCP ⁽¹⁾	_	—	IOCCP5	IOCCP4	IOCCP3	IOCCP2	IOCCP1	IOCCP0	206
IOCCN ⁽¹⁾	_	_	IOCCN5	IOCCN4	IOCCN3	IOCCN2	IOCCN1	IOCCN0	206
IOCCF ⁽¹⁾	_	—	IOCCF5	IOCCF4	IOCCF3	IOCCF2	IOCCF1	IOCCF0	206
STATUS	_	_	_	TO	PD	Z	DC	С	114
VREGCON	_	_	_	_	_	_	VREGPM	Reserved	60
CPUDOZE	IDLEN	DOZEN	ROI	ROI DOE — DOZE<2:0>				61	
WDTCON0	—	_			WDTPS<4:0>			SEN	81
WDTCON1	—		WDTPS<2:0>		_		WINDOW<2:0>	•	82
Note 1: -	– = unimplemen	ted location, rea	ad as '0'. Shade	d cells are not u	sed in Power-D	own mode.			

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

FC1n TMRSL Holding Register for the Least Significant Byte of the 16-bit TMRS Register 0000000 FC0h T2RST — — — RSEL<3.0> 0000 FBrh T2RLKCON — — — — RSEL<3.0> 0000 FBrh T2RLT PSYNC CPOL CSYNC MODE<4.0> 00000000 FBbh T2CON ON CKPS OUTPS<3.0> 00000000 FBbh T2RR TMR2 Period Register 11111111 11111111 11111111 FBbh T2RR Holding Register for the 8-bit TMR2 Register 00000000 60000000 FBah T4RR Holding Register for the 8-bit TMR2 Register 00010000 653.0> 0000 FBah T4CLKCON — — — RSEL<3.0> 0000 FBah T4CLKCON ON CKPS<2.0> OUTPS<3.0> 00000000 FBah T4CN ON CKPS<2.0> OUTPS<3.0> 00000000 FBah T6CN ON	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
FC0h T2RST — — — — — RSEL<3.0> 000 FBFh T2CLKC0N — — — — — 000 FBFh T2CLKC0N ON CKP3 MODE<4.0> 0000000 FBDh T2CN ON CKP3<2.0> MODE<4.0> 0000000 FBCh T2PR TMR2 Period Register 1111111 1111111 FBBh T2TMR Holding Register/strike 8-bit TMR2 Register 0000 0000000 FBAh T4RST — — — — RSEL<3.0> 0000 FBAh T4CLKCON — — — — RSEL<3.0> 0000 FBAh T4CN ON CKPS-2.0> 0000000 0000000 0000000 FBAh T4CN NMR4 Period Register 00000000 0000000 FBAh T4CN NON CKPS-2.0> OUTPS<3.0> 00000000 FBAh T6CN <td>FC1h</td> <td>TMR5L</td> <td>Holding Registe</td> <td>er for the Least</td> <td>Significant Byt</td> <td>e of the 16-bit T</td> <td>MR5 Register</td> <td></td> <td></td> <td></td> <td>00000000</td>	FC1h	TMR5L	Holding Registe	er for the Least	Significant Byt	e of the 16-bit T	MR5 Register				00000000
FBFn T2CLKCON — — — — CS<3,0> 000 FBEn T2H.T PSYNC CPOL CSYNC MODE<4.0> 0000000 FBDn T2CON ON CKPS<2.0> OUTPS<3.0> 0000000 FBCn T2PR TMR2 Period Register 1111111 1111111 FBBn TZMR Holding Register for the 8-bit TMR2 Register 0000000 0000 FBAh T4RST — — — RSEL<3.0> 0000 FBAh T4RLT PSYNC CPOL CSYNC MODE<4.0> 0000000 FBAh T4RT PSYNC CPOL CSYNC MODE<4.0> 0000000 FBAh T4RR Holding Register 1111111 1111111 1111111 1111111 1111111 FBAh TARR Holding Register — — RSEL<3.0> 0000 FBAh TGRST — — — RSEL<3.0> 0000 FBAh TGRST<	FC0h	T2RST	—	—	—	—		RSEL	.<3:0>		0000
FBE T2HT PSYNC CPOL CSYNC MODE<4.0> 0000000 FBDh T2CON ON CKPS<2.0> OUTPS<3:0> 0000000 FBC T2PR TMR2 Period Register 1111111 1111111 FBBh T4TR Holding Register for the 8-bit TMR2 Register 0000000 0000000 FBBh T4RST — — — — 0 0000000 FBBh T4RST — — — — RSEL<3:0> 0000 FBBh T4HLT PSYNC CPOL CSYNC MODE<4:0> 00000000 FBBh T4HLT PSYNC CPOL CSYNC MODE<4:0> 00000000 FBBh T4HR MIR4 Period Register 11111111 11111111 11111111 FBBh T4HR Holding Register for the 8-bit TMR4 Register 00000000 00000000 FBBh T6LKCON — — — RSEL<3:0>	FBFh	T2CLKCON	—	—	—	—		CS<	:3:0>		0000
FBD T2CON ON CKPS<2.0> OUTPS<3.0> 0000000 FBD T2PR TMR2 Period Register 1111111 FBB T2TMR Holding Register for the 8-bit TMR2 Register 00000000 FBA T4RST — — — RSEL<3.0> 0000 FBA T4RST — — — — 0000 FBA T4RST — — — — 0000 FBBA T4RST — — — — 0000 FBBA T4CKON ON CKPS<2.0> OUTPS<3.0> 00000000 FBBA T4CN ON CKPS<2.0> OUTPS<3.0> 0000 FBA T4RR Holding Register for the 8-bit TMR4 Register 00000000 0000 0000 FBA T6CLKCON — — — RSEL<3.0> 0000 FBA T6RST — — — RSEL 0000 FBA T6CLKC	FBEh	T2HLT	PSYNC	CPOL	CSYNC			MODE<4:0>			00000000
FBCh T2PR TMR2 Period Register for the 8-bit TMR2 Register 1111111 FBBh T2TMR Holding Register for the 8-bit TMR2 Register 00000000 FBAh T4RST — — — — C000000 FBAh T4RST — — — — CS<3.0> 0000 FBBh T4LCKCON — — — CS<3.0> 00000000 FBBh T4LT PSYNC CPOL CSYNC MODE<4.0> 0000000 FBBh T4PR TMR4 Period Register 11111111 11111111 11111111 FBSh T4TMR Holding Register for the 8-bit TMR4 Register 0000000 0000000 111111111 FBSh T4TMR Holding Register for the 8-bit TMR4 Register 00000000 0000 11111111 FB3h T6CLKCON — — — RSL<3.0> 0000 FB3h T6CLKCON — — — QSC3.0> 00000000 FB3h T6RST — — — QSC3.0> 00000000 FB4h T6RSC	FBDh	T2CON	ON CKPS<2:0> OUTPS<3:0>								00000000
FBB T2TMR Holding Register for the 8-bit TMR2 Register 0000000 FBA T4RST — — — RSEL<3:0> 0000 FBB T4CLKCON — — — CS<3:0> 0000 FBB T4LLT PSYNC CPOL CSYNC MODE<4:0> 0000000 FB7 T4CON ON CKPS OUTPS<3:0> 0000000 FB6 T4PR TMR4 Period Register 0000000 11111111 FB6 T4PR TMR4 Period Register 0000000 0000 FB6 T4PR TMR4 Period Register 11111111 1111111 FB6 T4PR Molding Register for the 8-bit TMR4 Register 0000 FB3h T6CLKCON — — — 0000 FB4h T6RST — — — 0000 FB3h T6CLKCON — — — 0000 FB4h T6RR TMR6 Period Register 00000000 01111111	FBCh	T2PR	TMR2 Period R	TMR2 Period Register							
FBAh T4RST — — — — RSEL<3.0> 0000 FB9h T4CLKCON — — — CS<3.0> 0000 FB8h T4HLT PSYNC CPOL CSYNC MODE<4:0> 00000000 FB7h T4CON ON CKPS<2:0> OUTPS<3:0> 00000000 FB8h T4PR TMR4 Period Register 11111111 1111111 11111111 FB8h T4TMR Holding Register for the 8-bit TMR4 Register 00000000 70000 FB4h T6RST — — — RSEL<3:0> 0000 FB3h T6CLKCON — — — RSEL<3:0> 0000 FB3h T6CLKCON — — — RSEL<3:0> 0000 FB4h T6RST PSYNC CPOL CSYNC MODE<	FBBh	T2TMR	Holding Registe	Holding Register for the 8-bit TMR2 Register							
FB9h T4CLKCON — — — — CS<3:0> 0000 FB8h T4HLT PSYNC CPOL CSYNC MODE<4:0> 00000000 FB7h T4CON ON CKPS<2:0> OUTPS<3:0> 00000000 FB8h T4PR TMR4 Period Register 11111111 1111111 11111111 FB8h T4TMR Holding Register for the 8-bit TMR4 Register 00000000 11111111 FB8h T6RST — — — — RSEL<3:0> 0000 FB3h T6CLKCON — — — — RSEL<3:0> 0000 FB2h T6HLT PSYNC CPOL CSYNC MODE<4:0> 0000000 FB1h T6CON — — — — 000 5:0> 0000000 FB4h T6FR TMR6 Period Register 11111111 1111111 1111111 1111111 FAFN COPTMRS P4TSEL<1:0> P3TSEL<1:0> C1TSEL<1:0> 0000000	FBAh	T4RST	—	—	—	—		RSEL	<3:0>		0000
FB8h T4HLT PSYNC CPOL CSYNC MODE<4:0> 0000000 FB7h T4CON ON CKPS<2:0> OUTPS<3:0> 0000000 FB8h T4PR TMR4 Period Register 1111111 1111111 1111111 FB5h T4TMR Holding Register for the 8-bit TMR4 Register 00000000 0000000 FB4h T6RST — — — RSEL<3:0> 0000 FB3h T6CLKCON — — — RSEL<3:0> 0000 FB2h T6HLT PSYNC CPOL CSYNC MODE MODE 0000000 FB1h T6CON ON CKPS<2:0> OUTPS<3:0> 0000000 FB1h T6CN ON CKPS<2:0> OUTPS<3:0> 0000000 FA6h CPOR — — — CS3:0> 0000 FA6h CPGRAP P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 01010101 FA6h CCP1CON EN <t< td=""><td>FB9h</td><td>T4CLKCON</td><td>—</td><td>—</td><td>—</td><td>—</td><td></td><td>CS<</td><td>:3:0></td><td></td><td>0000</td></t<>	FB9h	T4CLKCON	—	—	—	—		CS<	:3:0>		0000
FB7h T4CON ON CKPS<2.0> OUTPS<3.0> 0000000 FB6h T4PR TMR4 Period Register 11111111 1111111	FB8h	T4HLT	PSYNC	CPOL	CSYNC			MODE<4:0>			00000000
FB6hT4PRTMR4 Period Register1111111FB5hT4TMRHolding Register for the 8-bit TMR4 Register0000000FB4hT6RST————FB3hT6CLKCON————CS<3.0>0000FB2hT6HLTPSYNCCPOLCSYNCMODE<4:0>00000000FB1hT6CONONCKPS<2:0>OUTPS<3:0>0000000FB0hT6PRTMR6 Period Register1111111111111111FAFhT6TMRHolding Register for the 8-bit TMR6 Register0000000FAEhCCPTMRSP4TSEL<1:0>P3TSEL<1:0>C1TSEL<1:0>C1TSEL<1:0>FAChCCP1CAP—————00FAChCCP1CAP————CTS<1:0>0000000FABhCCPR1HCapture/Compare/PWM Register 1 (MSB)xxxxxxxxxxxxxxxFAAhCCP2CAP—————00FA8hCCP2CAP—————0000FA8hCCP2CAP—————00FA8hCCP2CAP—————00FA8hCCP2CAP—————00FA8hCCP2CAP—————	FB7h	T4CON	ON		CKPS<2:0>			OUTP	S<3:0>		00000000
FB5hT4TMRHolding Register for the 8-bit TMR4 Register0000000FB4hT6RST0000FB3hT6CLKCON0000FB2hT6HLTPSYNCCPOLCSYNCMODE<4:0>0000000FB1hT6CONONCKPS<2:0>OUTPS<3:0>00000000FB0hT6PRTMR6 Period Register1111111111111111FAFhT6TMRHolding Register for the 8-bit TMR6 Register00000000FAEhCCPTMRSP4TSEL<1:0>P3TSEL<1:0>C2TSEL<1:0>C1TSEL<1:0>01010101FAChCCP1CAP <td>FB6h</td> <td>T4PR</td> <td>TMR4 Period R</td> <td>legister</td> <td></td> <td></td> <td>•</td> <td></td> <td></td> <td></td> <td>11111111</td>	FB6h	T4PR	TMR4 Period R	legister			•				11111111
FB4h T6RST - - - - RSEL<3:0> 000 FB3h T6CLKCON - - - CS<3:0> 0000 FB2h T6HLT PSYNC CPOL CSYNC MODE<4:0> 00000000 FB1h T6CON ON CKPS<2:0> OUTPS<3:0> 00000000 FB0h T6PR TMR6 Period Register 11111111 11111111 11111111 FAFh T6TMR Holding Register for the 8-bit TMR6 Register 00000000 0000000 FAEh CCPTMRS P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 01010101 FADh CCP1CAP - - - - - - - - - - - - - - 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000 0000000 000	FB5h	T4TMR	Holding Registe	er for the 8-bit T	MR4 Register						00000000
FB3h T6CLKCON CS<3:0> 000 FB2h T6HLT PSYNC CPOL CSYNC MODE<4:0> 0000000 FB1h T6CON ON CKPS<2:0> OUTPS<3:0> 0000000 FB0h T6PR TM66 Period Register 1111111 1111111 1111111 FAFh T6TMR Holding Register for the 8-bit TMR6 Register 0000000 01010101 FAEh CCPTMRS P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 01010101 FADh CCP1CAP - 0000000 01010101 FACh CCP1CAP - 0000000 XXXXXXX	FB4h	T6RST	—	—	—	—		RSEL	<3:0>		0000
FB2hT6HLTPSYNCCPOLCSYNCMODE<4:0>0000000FB1hT6CONONCKPS<2:0>OUTPS<3:0>0000000FB0hT6PRTMR6 Period Register1111111FAFhT6TMRHolding Register for the 8-bit TMR6 Register00000000FAEhCCPTMRSP4TSEL<1:0>P3TSEL<1:0>C2TSEL<1:0>C1TSEL<1:0>FAChCCP1CAPFAChCCP1CONEN-OUTFMTMODE<3:0>0-000000FABhCCPR1LCapture/Compare/PWM Register 1 (MSB)xxxxxxxxxxxxxxxxxxxxxxxFAAhCCP2CAPFA8hCCP2CONEN-OUTFMTMODE<3:0>0-000000FA7hCCPR2LCapture/Compare/PWM Register 2 (MSB)xxxxxxxxxxxxxxxxxxxxxxxxFA6hCCPR2LCapture/Compare/PWM Register 2 (LSB)xxxxxxxxxxxxxxxxFA4hPWM3CONEN-OUTPOLFA4hPWM3CCH-OUTPOLFA4hPWM3CCHEN-OUTPOLFA4hPWM3DCHEN-OUTPOL <td< td=""><td>FB3h</td><td>T6CLKCON</td><td>—</td><td>—</td><td>—</td><td>—</td><td></td><td>CS<</td><td>:3:0></td><td></td><td>0000</td></td<>	FB3h	T6CLKCON	—	—	—	—		CS<	:3:0>		0000
FB1h T6CON ON CKPS<2:0> OUTPS<3:0> 0000000 FB0h T6PR TMR6 Period Register 1111111 1111111 1111111 FAFh T6TMR Holding Register for the 8-bit TMR6 Register 00000000 0000000 FAEh CCPTMRS P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 01010101 FADh CCP1CAP — — — — — — 0-000000 FACh CCP1CON EN — OUT FMT MODE<3:0> 0-000000 FABh CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxxxxxx xxxxxxxx xxxxxxxx XXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	FB2h	T6HLT	PSYNC	PSYNC CPOL CSYNC MODE<4:0>						00000000	
FB0h T6PR TMR6 Period Register 1111111 FAFh T6TMR Holding Register for the 8-bit TMR6 Register 00000000 FAEh CCPTMRS P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 01010101 FADh CCP1CAP — — — — — O 0000000 FACh CCP1CON EN — OUT FMT MODE<3:0> 0-000000 FABh CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxxxxxx xxxxxxxx FAAh CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxxxxxx xxxxxxxx FA9h CCP2CAP — — — — — — — — — — — — — …	FB1h	T6CON	ON CKPS<2:0> OUTPS<3:0>						00000000		
FAFh T6TMR Holding Register for the 8-bit TMR6 Register 0000000 FAEh CCPTMRS P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 01010101 FADh CCP1CAP — — — — — 00 FACh CCP1CON EN — OUT FMT MODE<3:0> 0-000000 FABh CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxxxxx xxxxxxxx FAAh CCP2CAP — — — — — 00 FA8h CCP2CAP — — OUT FMT MODE<3:0> 0-000000 FA8h CCP2CAP — — — — — 00 FA8h CCP2CON EN — OUT FMT MODE<3:0> 0-000000 FA7h CCP2CN EN — OUT FMT MODE<3:0> 0-000000 FA7h CCP2L Capture/Compare/PWM Register 2 (MSB) xxxxxxxxxx xxxxxxxx <td>FB0h</td> <td>T6PR</td> <td colspan="7">TMR6 Period Register</td> <td>11111111</td>	FB0h	T6PR	TMR6 Period Register							11111111	
FAEh CCPTMRS P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> 01010101 FADh CCP1CAP — — — — — CTS<1:0> 01010101 FADh CCP1CAP — — — — — CTS<1:0> 00 FACh CCP1CON EN — OUT FMT MODE<3:0> 0-000000 FABh CCPR1L Capture/Compare/PWM Register 1 (MSB) xxxxxxxx xxxxxxx xxxxxxx FAAh CCP2CAP — — — — CTS<1:0> 00 FA8h CCP2CON EN — OUT FMT MODE<3:0> 0-000000 FA7h CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxxxxx xxxxxxx xxxxxxx FA6h CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxxxxx xxxxxxx FA5h PWM3CON EN — OUT POL — — 0-000 FA4h PWM3	FAFh	T6TMR	Holding Register for the 8-bit TMR6 Register							00000000	
FADh CCP1CAP — — — — — — CTS<1:0> 00 FACh CCP1CON EN — OUT FMT MODE<3:0> 0-000000 FABh CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxxxxxx xxxxxxxx xxxxxxxx FAAh CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxxxxxx xxxxxxxx xxxxxxxx FA9h CCP2CAP — — — — — — — O-000000 FA8h CCP2CAP — — — — — MODE<3:0> 0-000000 FA7h CCP2CAP — — — — — — — — — — — — COP2CAP — — — — MODE<3:0> 0-000000 FA7h CCP2CON EN — OUT FMT MODE<3:0> 0-000000 XXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	FAEh	CCPTMRS	P4TSEL<1:0> P3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0>							01010101	
FACh CCP1CON EN — OUT FMT MODE<3:0> 0-000000 FABh CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxxxxxx xxxxxxxx FAAh CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxxxxxx xxxxxxxx FA9h CCP2CAP — — — — — CTS<1:0> 00 FA8h CCP2CON EN — OUT FMT MODE<3:0> 0-000000 FA7h CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxxxxxx xxxxxxxx FA6h CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxxxxx xxxxxxx FA5h PWM3CON EN — OUT POL — — 0-00 FA4h PWM3DCH EN — OUT POL — — 0-00	FADh	CCP1CAP	—	—	—	—	– – – CTS<1:0>			S<1:0>	00
FABh CCPR1H Capture/Compare/PWM Register 1 (MSB) xxxxxxxx FAAh CCPR1L Capture/Compare/PWM Register 1 (LSB) xxxxxxxx FA9h CCP2CAP — — — — CTS<1:0> 00 FA8h CCP2CON EN — OUT FMT MODE<3:0> 0-000000 FA7h CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxxxxxx xxxxxxxx FA6h CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxxxxx xxxxxxx FA5h PWM3CON EN — OUT POL — — 0-00-0 FA4h PWM3DCH EN — OUT POL — — 0-00-0	FACh	CCP1CON	EN - OUT FMT MODE<3:0>							0-000000	
FAAhCCPR1LCapture/Compare/PWM Register 1 (LSB)xxxxxxFA9hCCP2CAPCTS<1:0>FA8hCCP2CONEN-OUTFMTMODE<3:0>0-000000FA7hCCPR2HCapture/Compare/PWM Register 2 (MSB)xxxxxxxxxxxxxxFA6hCCPR2LCapture/Compare/PWM Register 2 (LSB)xxxxxxxFA5hPWM3CONEN-OUTPOL0-00FA4hPWM3DCHDC<7:0>xxxxxxxxxxxxxxxxxxxxx	FABh	CCPR1H	Capture/Compa	are/PWM Regis	ster 1 (MSB)		•				xxxxxxxx
FA9h CCP2CAP — — — — — — CTS<1:0> 00 FA8h CCP2CON EN — OUT FMT MODE<3:0> 0-000000 FA7h CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxxxxxx xxxxxxxx FA6h CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxxxxx xxxxxxxx FA5h PWM3CON EN — OUT POL — — 0-000 FA4h PWM3DCH	FAAh	CCPR1L	Capture/Compa	are/PWM Regis	ster 1 (LSB)						xxxxxxxx
FA8h CCP2CON EN — OUT FMT MODE<3:0> 0-00000 FA7h CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxxxxx xxxxxxx FA6h CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxxxxx xxxxxxx FA5h PWM3CON EN — OUT POL — — 0-000 FA4h PWM3DCH	FA9h	CCP2CAP	-	—	—	—	—	—	CTS	6<1:0>	00
FA7h CCPR2H Capture/Compare/PWM Register 2 (MSB) xxxxxxx FA6h CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxxxxxx FA5h PWM3CON EN — OUT POL — — 0-00 FA4h PWM3DCH	FA8h	CCP2CON	EN	—	OUT	FMT		MODE	=<3:0>		0-000000
FA6h CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxxxxx FA5h PWM3CON EN — OUT POL — — 0-00 FA4h PWM3DCH DC<7:0> xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	FA7h	CCPR2H	Capture/Compa	are/PWM Regis	ster 2 (MSB)	L					xxxxxxxx
FA5h PWM3CON EN — OUT POL — — — 0-00 FA4h PWM3DCH DC<7:0> xxxxxxxx xxxxxxxx	FA6h	CCPR2L	Capture/Compa	are/PWM Regis	ster 2 (LSB)						xxxxxxxx
FA4h PWM3DCH DC<7:0> xxxxxxxx	FA5h	PWM3CON	EN	—	OUT	POL	—	—	—	—	0-00
	FA4h	PWM3DCH				DC	<7:0>				xxxxxxxx
FA3h PWM3DCL DC<9:8> — — — — — — — xx	FA3h	PWM3DCL	DC<	9:8>	—	—	—	—	—	_	xx
FA2h PWM4CON EN — OUT POL — — — 0-00	FA2h	PWM4CON	EN	—	OUT	POL	—	_	—	—	0-00
FA1h PWM4DCH DC7:0> xxxxxxxx	FA1h	PWM4DCH				DC	;7:0>				xxxxxxxx
FA0h PWM4DCL DC<9:8> — — — — — — — — — xx	FA0h	PWM4DCL	DC<	9:8>	—	—	_	—	—	—	xx
F9Fh BAUD1CON ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN 01-00-00	F9Fh	BAUD1CON	ABDOVF	RCIDL	-	SCKP	BRG16	_	WUE	ABDEN	01-00-00
F9Eh TX1STA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 00000010	F9Eh	TX1STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	00000010
F9Dh RC1STA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 00000000	F9Dh	RC1STA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	00000000
F9Ch SP1BRGH EUSART1 Baud Rate Generator, High Byte 00000000	F9Ch	SP1BRGH			EUSA	RT1 Baud Rat	e Generator, Hi	gh Byte			00000000

TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K40 DEVICES (CONTINUED)

 $\label{eq:legend: second sec$

Note 1: Not available on LF devices.

11.1 Program Flash Memory

The Program Flash Memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed one byte at a time. A write to program memory or program memory erase is executed on blocks of n bytes at a time. Refer to Table 11-3 for write and erase block sizes. A Bulk Erase operation cannot be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

It is important to understand the PFM memory structure for erase and programming operations. Program memory word size is 16 bits wide. PFM is arranged in rows. A row is the minimum size that can be erased by user software. Refer to Table 11-3 for the row sizes for the these devices.

After a row has been erased, all or a portion of this row can be programmed. Data to be written into the program memory row is written to 6-bit wide data write latches. These latches are not directly accessible, but may be loaded via sequential writes to the TABLAT register.

Note:	To modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, the new data and retained data can be written into the write latches to reprogram the row of
	locations can be written without first
	erasing the row. In this case, it is not
	necessary to save and rewrite the other previously programmed locations

 TABLE 11-2:
 FLASH MEMORY ORGANIZATION BY DEVICE

Device	Row Erase Size (Words)	Write Latches (Words)	Program Flash Memory (Words)	Data Memory (Bytes)	
PIC18(L)F24K40	22	64	8192	256	
PIC18(L)F25K40	32	04	16384	200	

U-0	U-0	U-0 U-0 U-0 U-0 R/W-0/0					R/W-0/0	
—	—	—	_	—	TMR5GIF	TMR3GIF	TMR1GIF	
bit 7	-						bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7-3	bit 7-3 Unimplemented: Read as '0'							
bit 2	TMR5GIF: TMR5 Gate Interrupt Flag bit							
	1 = TMR5 gat	te interrupt occ	urred (must b	e cleared in so	ftware)			
	0 = No TMR5 gate occurred							
bit 1	bit 1 TMR3GIF: TMR3 Gate Interrupt Flag bit							
	 1 = TMR3 gate interrupt occurred (must be cleared in software) 0 = No TMR3 gate occurred 							
bit 0	t 0 TMP1CIE: TMP1 Cata Interrupt Elag bit							
	IMR1GIF: IMR1 Gate Interrupt Flag bit 1 = TMR1 gate interrupt occurred (must be cleared in software)							
	0 = No TMR1	gate occurred						

REGISTER 14-7: PIR5: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	—		—	—	CCP2IE	CCP1IE
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			iown
bit 7-2	Unimplemen	ted: Read as '	0'				
bit 1	CCP2IE: ECC 1 = Enabled 0 = Disabled	CP2 Interrupt E	nable bit				
bit 0	CCP1IE: ECC 1 = Enabled 0 = Disabled	CP1 Interrupt E	nable bit				

REGISTER 14-16: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

15.4 Register Definitions: Port Control

REGISTER 1	5-1: PORT	x: PORTx RE	EGISTER ⁽¹⁾				
R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
Rx7	Rx6	Rx5	Rx4	Rx3	Rx2	Rx1	Rx0
bit 7			•		•	•	bit 0
Legend:	hit		hit		montod hit road	d ac (0)	
R = Readable bit $W = Writable bitU = Onimplemented bit, read as '0''1' = Bit is set'0' = Bit is clearedx = Bit is unknown$							
-n/n = Value at POR and BOR/Value at all other Resets							
		7.Dv0 Dort I/O	Value hite				

bit 7-0 **Rx<7:0>:** Rx7:Rx0 Port I/O Value bits 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTx are actually written to the corresponding LATx register. Reads from PORTx register return actual I/O pin values.

TABLE 15-2: PORT REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
PORTB	RB7 ⁽¹⁾	RB6 ⁽¹⁾	RB5	RB4	RB3	RB2	RB1	RB0
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0
PORTE	—	_	_	_	RE3 ⁽²⁾	_	_	_

Note 1: Bits RB6 and RB7 read '1' while in Debug mode.

2: Bit PORTE3 is read-only, and will read '1' when MCLRE = 1 (Master Clear enabled).

PIC18(L)F24/25K40



2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 19-4: TIMER1/3/5 GATE ENABLE MODE



20.5.3 EDGE-TRIGGERED HARDWARE LIMIT MODE

In Hardware Limit mode the timer can be reset by the TMRx_ers external signal before the timer reaches the period count. Three types of Resets are possible:

- Reset on rising or falling edge (MODE<4:0>= 00011)
- Reset on rising edge (MODE<4:0> = 00100)
- Reset on falling edge (MODE<4:0> = 00101)

FIGURE 20-6: EDGE-TRIGGERED HARDWARE LIMIT MODE TIMING DIAGRAM (MODE = 00100)



When the timer is used in conjunction with the CCP in PWM mode then an early Reset shortens the period and restarts the PWM pulse after a two clock delay. Refer to Figure 20-6.

21.3.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE Interrupt Priority bit of the PIE6 register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIR6 register following any change in Operating mode.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, Timer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

21.3.4 CCP PRESCALER

There are four prescaler settings specified by the MODE<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Example 21-1 demonstrates the code to perform this function.

EXAMPLE 21-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCPxCON	;Set Bank bits to point
		;to CCPxCON
CLRF	CCPxCON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCPxCON	;Load CCPxCON with this
		;value

21.3.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

When Timer1 is clocked by Fosc/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

21.4 Compare Mode

The Compare mode function described in this section is available and identical for all CCP modules.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMRxH:TMRxL register pair. When a match occurs, one of the following events can occur:

- Toggle the CCPx output, clear TMRx
- · Toggle the CCPx output
- · Set the CCPx output
- · Clear the CCPx output
- Pulse output
- Pulse output, clear TMRx

The action on the pin is based on the value of the MODE<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set, and an ADC conversion can be triggered, if selected.

All Compare modes can generate an interrupt and trigger an ADC conversion. When MODE = $4 \cdot b0001$ or $4 \cdot b1011$, the CCP resets the TMR register pair.

Figure 21-2 shows a simplified diagram of the compare operation.

FIGURE 21-2:

COMPARE MODE OPERATION BLOCK DIAGRAM



U-0		U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—		_	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E
bit 7								bit 0
Legend:								
R = Readable	bit		W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged		x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set			'0' = Bit is clea	ared	q = Value dep	pends on condit	ion	
bit 7-6	Unin	nplement	ted Read as '0	,				
bit 5	AS5	E: CWG	Auto-shutdown	Source 5 (CM	/IP2 OUT) Ena	ble bit		
	1 =	Auto-shu	utdown for CMI	P2 OUT is ena	abled			
	0 = Auto-shutdown for CMP2 OUT is disabled							
bit 4	AS4E: CWG Auto-shutdown Source 4 (CMP1 OUT) Enable bit							
	⊥ =	Auto-shi	Itdown for CIVII	P1 OUT is ena	abled			
hit 3	۵ د ۵		Auto-shutdown	Source 3 (TM	IR6 Postscale	d) Enable bit		
Sito	1 =	Auto-shi	utdown for TMF	R6 Postscaled	d is enabled			
	0 =	Auto-shu	utdown for TMF	R6_Postscaled	d is disabled			
bit 2	AS2	E: CWG	Auto-shutdown	Source 2 (TM	IR4_Postscale	d) Enable bit		
	1 =	Auto-shu	utdown for TMF	R4_Postscaled	d is enabled			
	0 =	Auto-shu	utdown for TMF	R4_Postscaled	d is disabled			
bit 1	AS1	E: CWG	Auto-shutdown	Source 1 (TM	IR2_Postscale	d) Enable bit		
	1 =	Auto-shu	utdown for TMF	R2_Postscaled	d is enabled			
hit 0							hla hit	
	1 =		itdown for C\//	G1PPS Pin is	enabled	wg iPPS) Ena		
	· - 0 =	Auto-shi	utdown for CW	G1PPS Pin is	disabled			
	-		••••					

REGISTER 24-7: CWG1AS1: CWG AUTO-SHUTDOWN CONTROL REGISTER 1

25.0 DATA SIGNAL MODULATOR (DSM) MODULE

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal.

Using this method, the DSM can generate the following types of Key Modulation schemes:

- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- Carrier Synchronization
- · Carrier Source Polarity Select
- Programmable Modulator Data
- · Modulated Output Polarity Select
- Peripheral Module Disable, which provides the ability to place the DSM module in the lowest power consumption mode

Figure 25-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.



FIGURE 26-14: I²C SLAVE, 7-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 0, DHEN = 0)

PIC18(L)F24/25K40

26.10.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 26-30).

26.10.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

26.10.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 26-31).

26.10.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 26-30: ACKNOWLEDGE SEQUENCE WAVEFORM



FIGURE 26-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



27.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDxCON register starts the auto-baud calibration sequence. While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPxBRG begins counting up using the BRG counter clock as shown in Figure 27-6. The fifth rising edge will occur on the RXx pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPxBRGH, SPxBRGL register pair, the ABDEN bit is automatically cleared and the RCxIF interrupt flag is set. The value in the RCxREG needs to be read to clear the RCxIF interrupt. RCxREG content should be discarded. When calibrating for modes that do not use the SPxBRGH register the user can verify that the SPxBRGL register did not overflow by checking for 00h in the SPxBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 27-6. During ABD, both the SPxBRGH and SPxBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPxBRGH and SPxBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 27.4.3 "Auto-Wake-up on Break").
 - It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at one. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPxBRGH:SPxBRGL register pair.

TABLE 27-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
1	1	Fosc/4	Fosc/32
1	0	Fosc/16	Fosc/128
0	1	Fosc/16	Fosc/128
0	0	Fosc/64	Fosc/512

Note: During the ABD sequence, SPxBRGL and SPxBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

FIGURE 27-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	<u>χ 0000h</u>		001Ch
RXx pin		Sta	rt_bit0_bit1_bit2_bit3_bit4_bit5_bit6_bit7_	Stop bit
BRG Clock		hunnin		ההתקההההההההההההההההה
	Set by User —	1 I		Auto Cleared
ABDEN bit]		1
RCIDL		1 1 1		
RCxIF bit (Interrupt)				
Read RCxREG		1 1		
SPxBRGL		 	XXh	X 1Ch
SPxBRGH		•	XXh) 00h

27.4.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDxCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RXx pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPxBRGH:SPxBRGL register pair. After the ABDOVF bit has been set, the counter continues to count until the fifth rising edge is detected on the RXx pin. Upon detecting the fifth RX edge, the hardware will set the RCxIF interrupt flag and clear the ABDEN bit of the BAUDxCON register. The RCxIF flag can be subsequently cleared by reading the RCxREG register. The ABDOVF flag of the BAUDxCON register can be cleared by software directly.

To terminate the auto-baud process before the RCxIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDxCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

27.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDxCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCxIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 27-7), and asynchronously if the device is in Sleep mode (Figure 27-8). The interrupt condition is cleared by reading the RCxREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

27.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

<u>WUE Bit</u>

The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCxREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

30.0 5-BIT DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The positive input source (VSOURCE+) of the DAC can be connected to:

- FVR Buffer
- External VREF+ pin
- VDD supply voltage

The negative input source (VSOURCE-) of the DAC can be connected to:

- External VREF- pin
- Vss

The output of the DAC (DACx_output) can be selected as a reference voltage to the following:

- · Comparator positive input
- ADC input channel
- DACxOUT1 pin
- DACxOUT2 pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DAC1CON0 register.

-000026F 8/7/2015 Reserved 11 VSOURCE+ DACR<4:0> FVR Buffer 5 10 R VREF+ 01 AVDD 00 R DACPSS R R 32-to-1 MUX DACx_output 32 To Peripherals Steps . . DACEN R DACxOUT1⁽¹⁾ R DACOE1 R DACxOUT2⁽¹⁾ **VREF-**1 VSOURCE-DACOE2 0 AVss DACNSS Note 1: The unbuffered DACx output is provided on the DACxOUT pin(s).

FIGURE 30-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM

PIC18(L)F24/25K40

MOVFF Move f to f			MOVLB	Move literal to low nibble in BSR			
Syntax:	MOVFF f _s ,f _d		Syntax:	MOVLW k			
Operands:	$0 \le f_s \le 4095$			Operands:	$0 \le k \le 255$		
	$0 \le f_d \le 409$	95		Operation:	$k \rightarrow BSR$		
Operation:	$(f_s) \to f_d$			Status Affected:	None		
Status Affected:	Status Affected: None		Encoding:	0000	0001 kk	kk kkkk	
Encoding: 1100 ffff ffff ffffs 1st word (source) 1100 ffff ffff ffffs 2nd word (destin.) 1111 ffff ffff ffffd		Description:	The 8-bit literal 'k' is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains '0',				
Description:	The conter	nts of source re lestination regi	gister 'f _s ' are ster 'f _s '		regardless	of the value of	f k ₇ :k ₄ .
	Location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _d ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.			Words:	1		
				Cycles:	1		
				Q Cycle Activity:			
				Q1	Q2	Q3	Q4
				Decode	Read literal 'k'	Process Data	'k' to BSR
				Example:	MOVLB	5	
				Before Instruction BSR Register = 02h After Instruction BSR Register = 05h			
Words:	2	•					
Cycles:	2 (3)						
Q Cycle Activity:	.,						
Q1	Q2	Q3	Q4				
Decode	Read register 'f' (src)	Process Data	No operation				
Decode	No operation No dummy read	No operation	Write register 'f' (dest)				
Example:	MOVFF	REG1, REG2					
Before Instruc REG1 REG2 After Instructio REG1	tion = 33 = 11 n = 33	3h h 3h					
REG2	= 33	3h					



TABLE 37-7: EXTERNAL CLOCK/OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions
ECL Oscillator							
OS1	F _{ECL}	Clock Frequency	_	_	500	kHz	
OS2	T _{ECL_DC}	Clock Duty Cycle	40	—	60	%	
ECM Oscillator							
OS3	F _{ECM}	Clock Frequency	—	_	8	MHz	
OS4	T _{ECM_DC}	Clock Duty Cycle	40	—	60	%	
ECH Oscillator							
OS5	F _{ECH}	Clock Frequency	_	_	32	MHz	
OS6	T _{ECH_DC}	Clock Duty Cycle	40	—	60	%	
LP Oscillator							
OS7	F _{LP}	Clock Frequency	—	_	100	kHz	Note 4
XT Oscillator							
OS8	F _{XT}	Clock Frequency	_	_	4	MHz	Note 4
HS Oscillator							
OS9	F _{HS}	Clock Frequency	—	_	20	MHz	Note 4
Secondary Oscillator							
OS10	F_{SEC}	Clock Frequency	32.4	32.768	33.1	kHz	
System 0	Oscillator						
OS20	F _{OSC}	System Clock Frequency	_	—	64	MHz	(Note 2, Note 3)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: The system clock frequency (FOSC) is selected by the "main clock switch controls" as described in Section 6.0 "Power-Saving Operation Modes".

3: The system clock frequency (Fosc) must meet the voltage requirements defined in the Section 37.2 "Standard Operating Conditions".

4: LP, XT and HS oscillator modes require an appropriate crystal or resonator to be connected to the device. For clocking the device with the external square wave, one of the EC mode selections must be used.



Package Marking Information (Continued)

	Legend	: XXX	Customer-specific information or Microchip part number				
		Y	Year code (last digit of calendar year)				
		ΥY	Year code (last 2 digits of calendar year)				
		WW	Week code (week of January 1 is week '01')				
		NNN	Alphanumeric traceability code				
		(e3)	Pb-free JEDEC [®] designator for Matte Tin (Sn)				
		*	This package is Pb-free. The Pb-free JEDEC designator ((e3))				
			can be found on the outer packaging for this package.				
ļ							
	Note:	In the event the full Microchip part number cannot be marked on one line, it will					
		be carried over to the next line, thus limiting the number of available					
		characters for customer-specific information.					
			-				

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length





Microchip Technology Drawing C04-105C Sheet 1 of 2