

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k40-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM FIGURE 4-1:

U-0	R/W-0/0	U-0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
	UART1MD		MSSP1MD	—	—	—	CWG1MD
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value a	t POR and BOR	Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on conditio	on	
bit 7	Unimplement	ed: Read as '0'					
bit 6	UART1MD: Di	sable EUSART1	bit				
	1 = EUSART1	I module disable	ed a				
5 H F	U = EUSART		a				
bit 5	Unimplement	ed: Read as '0'					
bit 4	MSSP1MD: Disable MSSP1 bit						
	1 = MSSP1 m	odule disabled					
1.10.4							
bit 3-1	Unimplement	ed: Read as '0'					
bit 0	CWG1MD: Dis	able CWG1 Mo	dule bit				
	1 = CWG1 m	odule disabled					
	0 = CWG1 m	odule enabled					

REGISTER 7-5: PMD4: PMD CONTROL REGISTER 4

8.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-Out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 8-1.





	3OREN<1:0> SBOREN Device Mode BOR Mode		Instruction Execution upon:			
BORENST.02			BOR WOUL	Release of POR	Wake-up from Sleep	
11	x	х	Active	Wait for release of BOR (BORRDY = 1)	Begins immediately	
10	v	Awake	Active	Wait for release of BOR (BORRDY = 1)	N/A	
10	X	X	Sleep	Hibernate	N/A	Wait for release of BOR (BORRDY = 1)
0.1	1	Х	Active	Wait for release of BOR	Pogina immediately	
UI	0	Х	Hibernate	(BORRDY = 1)		
00	х	Х	Disabled	Begins immediately		

TABLE 8-1: BOR OPERATING MODES

FIGURE 8-3: BROWN-OUT SITUATIONS







10.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 10-1) contains the Stack Pointer value. The STKOVF (Stack Overflow) Status bit and the STKUNF (Stack Underflow) Status bit can be accessed using the PCON0 register. The value of the Stack Pointer can be 0 through 31. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for stack maintenance. After the PC is pushed onto the stack 32 times (without popping any values off the stack), the STKOVF bit is set. The STKOVF bit is cleared by software or by a POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to Section 3.1 "Configuration Words" for a description of the device Configuration bits.)

If STVREN is set (default), a Reset will be generated and a Stack Overflow will be indicated by the STKOVF bit when the 32nd push is initiated. This includes CALL and CALLW instructions, as well as stacking the return address during an interrupt response. The STKOVF bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKOVF bit will be set on the 32nd push and the Stack Pointer will remain at 31 but no Reset will occur. Any additional pushes will overwrite the 31st push but the STKPTR will remain at 31.

Setting STKOVF = 1 in software will change the bit, but will not generate a Reset.

The STKUNF bit is set when a stack pop returns a value of zero. The STKUNF bit is cleared by software or by POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 3.1 "Configuration Words"** for a description of the device Configuration bits.)

If STVREN is set (default) and the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC, it will set the STKUNF bit and a Reset will be generated. This condition can be generated by the RETURN, RETLW and RETFIE instructions. If STVREN is cleared, the STKUNF bit will be set, but no Reset will occur.

When STVREN = 0, STKUNF will be set but no Reset will occur.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

10.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
EF2h	RB3PPS	—	—	—			RB3PPS<4:0>			00000
EF1h	RB2PPS	—	—	_			RB2PPS<4:0>			00000
EF0h	RB1PPS	—	—	-			RB1PPS<4:0>			00000
EEFh	RB0PPS	—	—	_			RB0PPS<4:0>			00000
EEEh	RA7PPS	—	—	_			RA7PPS<4:0>			00000
EEDh	RA6PPS	—	—	_			RA6PPS<4:0>			00000
EECh	RA5PPS	—	—	-			RA5PPS<4:0>			00000
EEBh	RA4PPS	—	—	_			RA4PPS<4:0>			00000
EEAh	RA3PPS	—	—	_			RA3PPS<4:0>			00000
EE9h	RA2PPS	—	—	_			RA2PPS<4:0>			00000
EE8h	RA1PPS	—	—	_			RA1PPS<4:0>			00000
EE7h	RA0PPS	—	—	-			RA0PPS<4:0>			00000
EE6h	PMD5	—	—	-	—	—	_	—	DSMMD	0
EE5h	PMD4	—	UART1MD	_	MSSP1MD	—	_	—	CWG1MD	-0-00
EE4h	PMD3	—	—	_	—	PWM4MD	PWM3MD	CCP2MD	CCP1MD	0000
EE3h	PMD2	—	DACMD	ADCMD	—	—	CMP2MD	CMP1MD	ZCDMD	-00000
EE2h	PMD1	—	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD	-0000000
EE1h	PMD0	SYSCMD	FVRMD	HLVDMD	CRCMD	SCANMD	NVMMD	CLKRMD	IOCMD	00x00000
EE0h	BORCON	SBOREN	—	-	—	—	_	—	BORRDY	1q
EDFh	VREGCON ⁽¹⁾	—	—	_	—	—	_	VREGPM	Reserved	01
EDEh	OSCFRQ	—	—	_	—		HFFR	Q<3:0>		1111
EDDh	OSCTUNE	—	—			HFTU	IN<5:0>			100000
EDCh	OSCEN	EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN	—	—	000000
EDBh	OSCSTAT	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	—	PLLR	ਰੋਰੋਰੋਰੋਰੋਰ-ਰੋ
EDAh	OSCCON3	CSWHOLD	SOSCPWR	—	ORDY	NOSCR	—	—	—	00-00
ED9h	OSCCON2	—		COSC<2:0>			CDIV	<3:0>		-ववववववव

TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K40 DEVICES (CONTINUED)

 $\label{eq:Legend: Legend: Legend: a set of the set of$

Note 1: Not available on LF devices.

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	_		TSEL	<3:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Res			ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
hit 7 4	Unimplomon	tod: Pood as '	0'				
DIL 7-4	ommplemen	ieu. Redu as	0				
bit 3-0	3-0 TSEL<3:0> : Scanner Data Trigger Input Selection bits						
	1111-1001 = 1000 = TMR @	= Reserved 6_postscaled					
	0111 = IMR5	5 output					

REGISTER 13-18: SCANTRIG: SCAN TRIGGER SELECTION REGISTER

1000 = TMR6_postscaled 0111 = TMR5_output 0110 = TMR4_postscaled 0101 = TMR3_output 0100 = TMR2_postscaled 0011 = TMR1_output 0010 = TMR0_output 0001 = CLKREF_output

0000 = LFINTOSC

U-0	U-0	R-0/0	R-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	RC1IF	TX1IF	—	—	BCL1IF	SSP1IF
bit 7		•					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5	RC1IF: EUSA	RT1 Receive I	nterrupt Flag	bit			
	1 = The EUS	ART1 receive	buffer, RC1R	EG, is full (clea	red by reading	RC1REG)	
	0 = The EUS	ART1 receive	buffer is empt	У			
bit 4	TX1IF: EUSA	RT1 Transmit	Interrupt Flag	bit			
	1 = The EUS	ART1 transmit	buffer, TX1R	EG, is empty (o	cleared by writin	ng TX1REG)	
	0 = The EUS	ART1 transmit	buffer is full				
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	BCL1IF: MSS	SP1 Bus Collisi	on Interrupt F	lag bit			
	 1 = A bus collision has occurred while the MSSP1 module configured in I²C master was transmitting (must be cleared in software) 						
	0 = No bus co	ollision occurre	d				
bit 0	SSP1IF: Sync	chronous Seria	I Port 1 Interro	upt Flag bit			
	1 = The trans 0 = Waiting to	mission/recept transmit/rece	tion is comple ive	te (must be cle	eared in softwar	e)	

REGISTER 14-5: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

14.9 INTn Pin Interrupts

PIC18(L)F2x/4xK40 devices have three external interrupt sources which can be assigned to any pin on PORTA and PORTB using PPS. The external interrupt sources are edge-triggered. If the corresponding INTxEDG bit in the INTCON0 register is set (= 1), the interrupt is triggered by a rising edge. It the bit is clear, the trigger is on the falling edge.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE/GIEH, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority is determined by the value contained in the interrupt priority bits, INT0IP, INT1IP and INT2IP of the IPR0 register.

14.10 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE of the PIE0 register. Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP of the IPR0 register. See **Section 18.0 "Timer0 Module"** for further details on the Timer0 module.

14.11 Interrupt-on-Change

An input change on any port pins that support IOC sets Flag bit, IOCIF of the PIR0 register. The interrupt can be enabled/disabled by setting/clearing the enable bit, IOCIE of the PIE0 register. Pins must also be individually enabled in the IOCxP and IOCxN register. IOCIF is a read-only bit and the flag can be cleared by clearing the corresponding IOCxF registers. For more information refer to **Section 16.0 "Interrupt-on-Change"**.

14.12 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 10.2.2 "Fast Register Stack"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 14-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EVAINIL	E 14-1: SAVING STATUS	, WREG AND DOR REGIOTERO IN RAW	
MOVWF	W_TEMP	; W_TEMP is in virtual bank	
MOVFF	STATUS, STATUS_TEMP	; STATUS_TEMP located anywhere	
MOVFF	BSR, BSR_TEMP	; BSR_TEMP located anywhere	
;			
; USER I	ISR CODE		
;			
MOVFF	BSR_TEMP, BSR	; Restore BSR	
MOVF	W_TEMP, W	; Restore WREG	
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS	

EXAMPLE 14-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

20.5.10 LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODES

The Level-Triggered Hardware Limit One-Shot modes hold the timer in Reset on an external Reset level and start counting when both the ON bit is set and the external signal is not at the Reset level. If one of either the external signal is not in Reset or the ON bit is set then the other signal being set/made active will start the timer. Reset levels are selected as follows:

- Low Reset level (MODE<4:0> = 10110)
- High Reset level (MODE<4:0> = 10111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control the timer will stay in Reset until both the ON bit is set and the external signal is not at the Reset level.

When Level-Triggered Hardware Limit One-Shot modes are used in conjunction with the CCP PWM operation the PWM drive goes active with either the external signal edge or the setting of the ON bit, whichever of the two starts the timer.

20.7 Register Definitions: Timer2/4/6 Control

Long bit name prefixes for the Timer2/4/6 peripherals are shown in Table 20-2. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information. **TABLE 20-2:**

Peripheral	Bit Name Prefix
Timer2	T2
Timer4	T4
Timer6	T6

22.1.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 22-4.

EQUATION 22-4: PWM RESOLUTION

Resolution = $\frac{\log[4(PR2 + 1)]}{\log(2)}$ bits

Note: If the pulse-width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 22-1:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (F	Fosc = 20 MHz)
-------------	--	----------------

PWM Frequency	0.31 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	64	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 22-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	0.31 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	64	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

22.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

22.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to Section 4.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

22.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWM registers to their Reset states.

23.6 Handling VPEAK Variations

If the peak amplitude of the external voltage is expected to vary, the series resistor must be selected to keep the ZCD current source and sink below the design maximum range of $\pm 600 \ \mu$ A and above a reasonable minimum range. A general rule of thumb is that the maximum peak voltage can be no more than six times the minimum peak voltage. To ensure that the maximum current does not exceed $\pm 600 \ \mu$ A and the minimum is at least $\pm 100 \ \mu$ A, compute the series resistance as shown in Equation 23-5. The compensating pull-up for this series resistance can be determined with Equation 23-4 because the pull-up value is independent from the peak voltage.

EQUATION 23-5: SERIES R FOR V RANGE

$$R_{SERIES} = \frac{V_{MAXPEAK} + V_{MINPEAK}}{7 \times 10^{-4}}$$

23.7 Operation During Sleep

The ZCD current sources and interrupts are unaffected by Sleep.

23.8 Effects of a Reset

The ZCD circuit can be configured to default to the active or inactive state on Power-on-Reset (POR). When the \overline{ZCD} Configuration bit is cleared, the ZCD circuit will be active at POR. When the \overline{ZCD} Configuration bit is set, the ZCDSEN bit of the ZCDCON register must be set to enable the ZCD module.

23.9 Disabling the ZCD Module

The ZCD module can be disabled in two ways:

- Configuration Word 2H has the ZCD bit which disables the ZCD module when set, but it can be enabled using the ZCDSEN bit of the ZCDCON register (Register 23-1). If the ZCD bit is clear, the ZCD is always enabled.
- 2. The ZCD can also be disabled using the ZCDMD bit of the PMD2 register (Register 7-3). This is subject to the status of the ZCD bit.



PIC18(L)F24/25K40

27.4 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDxCON register selects 16-bit mode.

The SPxBRGH, SPxBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXxSTA register and the BRG16 bit of the BAUDxCON register. In Synchronous mode, the BRGH bit is ignored.

Table 27-3 contains the formulas for determining the baud rate. Example 27-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 27-5. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPxBRGH, SPxBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

EXAMPLE 27-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = $\frac{Fosc}{64([SPxBRGH:SPxBRGL] + 1)}$

Solving for SPxBRGH:SPxBRGL:

 $SPBRGH:SPBRGL = \frac{Fosc}{Desired Baud Rate} - 1$ $= \frac{16000000}{9600} - 1$ = [25.042] = 25Calculated Baud Rate = $\frac{16000000}{64(25+1)}$ = 9615Error = $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$ $= \frac{(9615 - 9600)}{9600} = 0.16\%$

TABLE 31-3:	COMPUTATION	MODES

		Bit Clear Conditions	Value after Trig	ger completion	Thres	hold Operation	ons	Value a	t ADTIF interrupt	
Mode	ADMD	ADACC and ADCNT	ADACC	ADCNT	Retrigger	Threshold Test	Interrupt	ADAOV	ADFLTR	ADCNT
Basic	0	ADACLR = 1	Unchanged	Unchanged	No	Every Sample	If thresh- old=true	N/A	N/A	count
Accumulate	1	ADACLR = 1	S + ADACC or (S2-S1) + ADACC	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	Every Sample	If thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}	count
Average	2	ADACLR = 1 or ADCNT>=ADRPT at ADGO or retrigger	S + ADACC or (S2-S1) + ADACC	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}	count
Burst Average	3	ADACLR = 1 or ADGO set or retrigger	Each repetition: same as Average End with sum of all samples	Each repetition: same as Average End with ADCNT=ADRPT	Repeat while ADCNT <adrpt< td=""><td>lf ADCNT>= ADRPT</td><td>If thresh- old=true</td><td>ADACC Overflow</td><td>ADACC/2^{ADCRS}</td><td>ADRPT</td></adrpt<>	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	ADACC/2 ^{ADCRS}	ADRPT
Low-pass Filter	4	ADACLR = 1	S+ADACC-ADACC/ 2 ^{ADCRS} or (S2-S1)+ADACC-ADACC/ 2 ^{ADCRS}	If (ADCNT=FF): ADCNT, otherwise: ADCNT+1	No	lf ADCNT>= ADRPT	If thresh- old=true	ADACC Overflow	Filtered Value	count

Note: S1 and S2 are abbreviations for Sample 1 and Sample 2, respectively. When ADDSEN = 0, S1 = ADRES; When ADDSEN = 1, S1 = ADREV and S2 = ADRES.









PIC18(L)F24/25K40

BNC		Branch if	Not Carry		BNN	BNN		Branch if Not Negative				
Syntax:		BNC n		Synta	ax:	BNN n						
Operands:		-128 ≤ n ≤ 1	-128 ≤ n ≤ 127			ands:	-128 ≤ n ≤ 1	-128 ≤ n ≤ 127				
Operation:		if CARRY b (PC) + 2 + 2	if CARRY bit is '0' (PC) + 2 + 2n \rightarrow PC			Operation:		if NEGATIVE bit is '0' (PC) + 2 + 2n \rightarrow PC				
Statu	s Affected:	None			Statu	Status Affected:		None				
Enco	ding:	1110 0011 nnnn nnnn			Enco	Encoding:		0111 nni	nn nnnn			
Description:		If the CARRY bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.		Desc	Description:		If the NEGATIVE bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.					
Word	ls:	1			Word	Words:						
Cycle	es:	1(2)		Cycle	es:	1(2)						
Q Cycle Activity:					Q C If Ju	ycle Activity:						
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC			
	No	No	No	No		No	No	No	No			
	operation	operation	operation	operation		operation	operation	operation	operation			
If No	o Jump:				lf No	o Jump:						
	Q1	Q2	Q3	Q4	1	Q1	Q2	Q3	Q4			
	Decode	Read literal	Process	No		Decode	Read literal	Process	No			
		'n	Data	operation			'n	Data	operation			
<u>Exar</u>	nple:	HERE	BNC Jump		Exan	nple:	HERE	BNN Jump				
Before Instruction						Before Instruc	ction					
PC = address (HERE)					PC	= ade	dress (HERE)				
	PC	T = 0; = ad	(dress (Jump)			PC	= 0; = ad	dress (Jump)			
	If CARRY	Y = 1;		0.)	If NEGATIVE = 1;							
	PC	= ad	UTESS (HERE	+ 2)		PC = address (HERE + 2)						

35.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18(L)F2x/4xK40 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 35-3. Detailed descriptions are provided in **Section 35.2.2** "**Extended Instruction Set**". The opcode field descriptions in Table 35-1 apply to both the standard and extended PIC18 instruction sets.

Note:	The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications
	written in C; the user may likely never use these instructions directly in assembler.
	vided as a reference for users who may be reviewing code that has been generated by a compiler.

35.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 35.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic, Operands		Description	Cyclos	16-Bit Instruction Word				Status
		Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None
		z _d (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

TABLE 35-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET



TABLE 37-10:	I/O AND CLKOUT	TIMING SPECIFICATIONS

Stanual	Stanuaru Operating Conditions (umess otherwise stated)						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
IO1*	T _{CLKOUTH}	CLKOUT rising edge delay (rising edge Fosc (Q1 cycle) to falling edge CLKOUT	_	—	70	ns	
IO2*	T _{CLKOUTL} CLKOUT falling edge delay (rising edge Fosc (Q3 cycle) to rising edge CLKOUT		—	—	72	ns	
IO3*	T _{IO_VALID}	Port output valid time (rising edge Fosc (Q1 cycle) to port valid)	—	50	70	ns	
IO4*	T _{IO_SETUP}	Port input setup time (Setup time before rising edge Fosc – Q2 cycle)	20	_		ns	
IO5*	T _{IO_HOLD}	Port input hold time (Hold time after rising edge Fosc – Q2 cycle)	50	—	_	ns	
106*	T _{IOR_SLREN}	Port I/O rise time, slew rate enabled	_	25	_	ns	VDD = 3.0V
107*	T _{IOR_SLRDIS}	Port I/O rise time, slew rate disabled		5	—	ns	VDD = 3.0V
IO8*	T _{IOF_SLREN}	Port I/O fall time, slew rate enabled	_	25		ns	VDD = 3.0V
109*	T _{IOF_SLRDIS}	Port I/O fall time, slew rate disabled	_	5		ns	VDD = 3.0V
IO10*	T _{INT}	INT pin high or low time to trigger an interrupt	25	—		ns	
IO11*	T _{IOC}	Interrupt-on-Change minimum high or low time to trigger interrupt	25	—		ns	

-			
			/ . I
	Standard ()norating	1 CONDITIONS	(1101066 0T00rW/60 6T2T00)
	Sianuaru Vuerannu		
L	Standard Oberating	Conditions	(Unless otherwise stated)

*These parameters are characterized but not tested.