



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k40-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 3-13	: REVI	SION ID: REVIS	SION ID R						
R	R	R	R	R	R	R	R		
1	0	1	0		MJRREV<5:2>				
bit 15							bit 8		
R	R	R	R	R	R	R	R		
MJRREV<1:0>				MNRR	EV<5:0>				
bit 7							bit 0		
Legend:									
R = Readable bit		'1' = Bit is set		0' = Bit is clea	ared	x = Bit is unki	nown		
bit 15-12 R	ead as '1	010'							

 bit 10 12
 These bits are fixed with value '1010' for all devices in this family.

 bit 11-6
 MJRREV<5:0>: Major Revision ID bits

 These bits are used to identify a major revision. A major revision is indicated by an all-layer revision (A0, B0, C0, etc.).

 Revision A = 6 'b00_0000

 bit 5-0

 MNRREV<5:0>: Minor Revision ID bits

bit 5-0 **MNRREV<5:0>:** Minor Revision ID bits These bits are used to identify a minor revision.





10.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 10-1) contains the Stack Pointer value. The STKOVF (Stack Overflow) Status bit and the STKUNF (Stack Underflow) Status bit can be accessed using the PCON0 register. The value of the Stack Pointer can be 0 through 31. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for stack maintenance. After the PC is pushed onto the stack 32 times (without popping any values off the stack), the STKOVF bit is set. The STKOVF bit is cleared by software or by a POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to Section 3.1 "Configuration Words" for a description of the device Configuration bits.)

If STVREN is set (default), a Reset will be generated and a Stack Overflow will be indicated by the STKOVF bit when the 32nd push is initiated. This includes CALL and CALLW instructions, as well as stacking the return address during an interrupt response. The STKOVF bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKOVF bit will be set on the 32nd push and the Stack Pointer will remain at 31 but no Reset will occur. Any additional pushes will overwrite the 31st push but the STKPTR will remain at 31.

Setting STKOVF = 1 in software will change the bit, but will not generate a Reset.

The STKUNF bit is set when a stack pop returns a value of zero. The STKUNF bit is cleared by software or by POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 3.1 "Configuration Words"** for a description of the device Configuration bits.)

If STVREN is set (default) and the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC, it will set the STKUNF bit and a Reset will be generated. This condition can be generated by the RETURN, RETLW and RETFIE instructions. If STVREN is cleared, the STKUNF bit will be set, but no Reset will occur.

When STVREN = 0, STKUNF will be set but no Reset will occur.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

10.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
FE2h	FSR1H	—	—	—	_	Indirec	t Data Memory	Address Point	er 1 High	xxxx
FE1h	FSR1L			Indirec	t Data Memory	Address Point	er 1 Low			xxxxxxxx
FE0h	BSR	—	—	—	—		Bank Sele	ct Register		0000
FDFh	INDF2	Uses contents	of FSR0 to ad	dress data me	emory – value o	f FSR2 not cha	anged (not a ph	vsical register)	
FDEh	POSTINC2	Uses contents	of FSR0 to ad	dress data me	emory – value o	f FSR2 post-in	cremented (not	a physical reg	jister)	
FDDh	POSTDEC2	Uses contents	of FSR0 to ad	dress data me	emory – value o	f FSR2 post-de	ecremented (no	t a physical re	gister)	
FDCh	PREINC2	Uses contents	of FSR0 to ad	dress data me	emory – value o	f FSR2 pre-inc	remented (not a	a physical regi	ster)	
FDBh	PLUSW2	Uses contents FSR0 offset by	of FSR0 to ad W	dress data me	emory – value o	f FSR2 pre-inc	remented (not a	a physical regi	ster) – value of	
FDAh	FSR2H	—	—	—	_	Indirec	t Data Memory	Address Point	er 2 High	xxxx
FD9h	FSR2L			Indirec	t Data Memory	Address Point	er 2 Low			*****
FD8h	STATUS	—	TO	PD	Ν	OV	Z	DC	С	-1100000
FD7h	PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	0011110q
FD6h	T0CON1	T0CS<2:0> T0ASYNC T0CKPS<3:0>							00000000	
FD5h	T0CON0	T0EN	—	TOOUT	T016BIT		TOOUT	PS<3:0>		0-000000
FD4h	TMR0H	Holding Registe	Holding Register for the Most Significant Byte of the 16-bit TMR0 Register							
FD3h	TMR0L	Holding Registe	Holding Register for the Least Significant Byte of the 16-bit TMR0 Register							
FD2h	T1CLK	—	—	—	—		CS<	:3:0>		0000
FD1h	T1GATE	_	—	—	_		GSS	<3:0>		0000
FD0h	T1GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	—	—	00000x
FCFh	T1CON	—	—	CKPS	S<1:0>	—	SYNC	RD16	ON	00-000
FCEh	TMR1H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit TI	/IR1 Register				00000000
FCDh	TMR1L	Holding Registe	er for the Least	Significant Byt	e of the 16-bit T	MR1 Register				00000000
FCCh	T3CLK	—	—	—	—		CS<	:3:0>		0000
FCBh	T3GATE	—	—	—	_		GSS	<3:0>		0000
FCAh	T3GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL	—	—	00000x
FC9h	T3CON	—	—	CKP	S<1:0>	—	SYNC	RD16	ON	00-000
FC8h	TMR3H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit TI	/IR3 Register				00000000
FC7h	TMR3L	Holding Registe	er for the Least	Significant Byt	e of the 16-bit T	MR3 Register				00000000
FC6h	TMR5CLK	—	—	—	—		CS<	:3:0>		0000
FC5h	T5GATE	—	—	—	—		GSS	<3:0>		0000
FC4h	T5GCON	GE	GPOL	GTM	GSPM	GO/DONE	GVAL		—	x00000
FC3h	T5CON	—	—	CKP	S<1:0>	—	SYNC	RD16	ON	00-000
FC2h	TMR5H	Holding Registe	er for the Most	Significant Byte	e of the 16-bit T	/R5 Register				00000000

TABLE 10-5:	REGISTER FILE SUMMARY FOR	PIC18(L)F24/25K40 DEVICES ((CONTINUED)
-------------	---------------------------	-----------------------------	-------------

Legend: x = unknown, u = unchanged, ---= unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
F4Dh	SCANHADRH				HADF	<15:8>				11111111
F4Ch	SCANHADRL				HADI	R<7:0>				11111111
F4Bh	SCANLADRU	—	—			LADR	<21:16>			000000
F4Ah	SCANLADRH				LADR	<15:8>				00000000
F49h	SCANLADRL				LADF	R<7:0>				00000000
F48h	CWG1STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	00000000
F47h	CWG1AS1	—	_	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	000000
F46h	CWG1AS0	SHUTDOWN	REN	LSBI	D<1:0>	LSAC	C<1:0>	—	—	000101
F45h	CWG1CON1	—	_	IN	—	POLD	POLC	POLB	POLA	x-0000
F44h	CWG1CON0	EN	LD	—	—	—		MODE<2:0>		00000
F43h	CWG1DBF	—	_			DBF	<5:0>			000000
F42h	CWG1DBR	—	_			DBF	<<5:0>			000000
F41h	CWG1ISM	—	_	—	—	—		ISM<2:0>		000
F40h	CWG1CLKCON	—	_	—	—	—	—	—	CS	0
F3Fh	CLKRCLK	—	_	—	—	—	C	CLKRxCLK<2:0)>	000
F3Eh	CLKRCON	CLKREN	_	—	CLKRD	C<1:0>	CLKRDIV<2:0>			010000
F3Dh	CMOUT	—	_	—	—	—	—	MC2OUT	MC1OUT	00
F3Ch	CM1PCH	—	_	—	—	—	PCH<2:0>			000
F3Bh	CM1NCH	—	_	—	—	—	NCH<2:0>			000
F3Ah	CM1CON1	_		_	_	_	_	INTP	INTN	100
F39h	CM1CON0	EN	OUT	_	POL	—	—	HYS	SYNC	00-000
F38h	CM2PCH	_		_	_	_		C2PCH<2:0>		000
F37h	CM2NCH	_	_	—	—	—		C2NCH<2:0>	•	000
F36h	CM2CON1	_		_	_	—	—	INTP	INTN	100
F35h	CM2CON0	EN	OUT	_	POL	_	_	HYS	SYNC	00-000
F34h	DAC1CON1	_	_	_			DAC1R<4:0>			xxxxx
F33h	DAC1CON0	EN	_	OE1	OE2	PSS	<1:0>	—	NSS	0-0000-0
F32h	ZCDCON	SEN		OUT	POL	—	_	INTP	INTN	0-x000
F31h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAF\	/R<1:0>	ADF\	/R<1:0>	0x000000
F30h	HLVDCON1	_		_	_		HLVDS	EL<3:0>		0000
F2Fh	HLVDCON0	EN	-	OUT	RDY	-	-	INTH	INTL	0-xx00
F2Eh	-				Unimpl	emented				—
F2Dh	WPUE	_	_	—	—	WPUE3	—	—	—	1
F2Ch	—				Unimpl	emented				—
F2Bh	-				Unimpl	emented				—
F2Ah	INLVLE	_	_	—	—	INLVLE3	—	—	—	1
F29h	IOCEP	_	_	—	_	IOCEP3	—	—	_	0
F28h	IOCEN	_		_	_	IOCEN3	_	_	_	0
F27h	IOCEF	—	_	_	—	IOCEF3	—	_	_	0

TABLE 10-5: REGISTER FILE SUMMARY FOR PIC18(L)F24/25K40 DEVICES (CONTINUED)

Legend: x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note 1: Not available on LF devices.

14.0 INTERRUPTS

The PIC18(L)F2x/4xK40 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high or low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. A high priority interrupt event will interrupt a low priority interrupt that may be in progress.

The registers for controlling interrupt operation are:

- INTCON
- PIR1, PIR2, PIR3, PIR4, PIR5, PIR6, PIR7
- PIE1, PIE2, PIE3, PIE4, PIE5, PIE6, PIE7
- IPR1, IPR2, IPR3, IPR4, IPR5, IPR6, IPR7

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

14.1 Mid-Range Compatibility

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] microcontroller mid-range devices. In Compatibility mode, the interrupt priority bits of the IPRx registers have no effect. The PEIE/GIEL bit of the INTCON register is the global interrupt enable for the peripherals. The PEIE/GIEL bit disables only the peripheral interrupt sources and enables the peripheral interrupt sources when the GIE/GIEH bit is also set. The GIE/GIEH bit of the INTCON register is the global interrupt enable which enables all non-peripheral interrupt sources and disables all interrupt sources, including the peripherals. All interrupts branch to address 0008h in Compatibility mode.

14.2 Interrupt Priority

The interrupt priority feature is enabled by setting the IPEN bit of the INTCON register. When interrupt priority is enabled the GIE/GIEH and PEIE/GIEL Global Interrupt Enable bits of Compatibility mode are replaced by the GIEH high priority, and GIEL low priority, global interrupt enables. When the IPEN bit is set, the GEIH bit of the INTCON register enables all interrupts which have their associated bit in the IPRx register set. When the GEIH bit is cleared, then all interrupt sources including those selected as low priority in the IPRx register are disabled.

When both GIEH and GIEL bits are set, all interrupts selected as low priority sources are enabled.

A high priority interrupt will vector immediately to address 00 0008h and a low priority interrupt will vector to address 00 0018h.

14.3 Interrupt Response

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. The GIE/GIEH bit is the Global Interrupt Enable when the IPEN bit is cleared. When the IPEN bit is set, enabling interrupt priority levels, the GIEH bit is the high priority Global Interrupt Enable and the GIEL bit is the low priority Global Interrupt Enable. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits in the INTCONx and PIRx registers. The interrupt flag bits must be cleared by software before re-enabling interrupts to avoid repeating the same interrupt.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE/GIEH bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the Interrupt-on-change pins, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one-cycle or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bits or the Global Interrupt Enable bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0		
—	—	—		—	—	CCP2IE	CCP1IE		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at F	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 7-2	Unimplemen	ted: Read as '	0'						
bit 1	CCP2IE: ECC 1 = Enabled 0 = Disabled	CP2 Interrupt E	nable bit						
bit 0	CCP1IE: ECC 1 = Enabled 0 = Disabled	CP1 Interrupt E	nable bit						

REGISTER 14-16: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

U-0	U-0	R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1	
		TMR0IP	IOCIP	_	INT2IP	INT1IP	INT0IP	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7-6	Unimplement	ted: Read as '	כ'					
bit 5	bit 5 TMR0IP: Timer0 Interrupt Priority bit							
1 = High priority								
	0 = Low prior	ity						
bit 4	IOCIP: Interru	ipt-on-Change	Priority bit					
	1 = High prior	rity						
	0 = Low prior		- 1					
bit 3	Unimplement	ted: Read as '),					
bit 2	INT2IP: Exter	nal Interrupt 2	Priority bit					
	1 = High prior	rity						
	0 = Low priori	ity						
bit 1	INT1IP: Exter	nal Interrupt 1	Priority bit					
	1 = High prior	rity						
h it 0		ily	Dui auitu (bit					
DILU			Priority Dit					
	$\perp = \Pi g n prior$	rity						
		,						

REGISTER 14-18: IPR0: PERIPHERAL INTERRUPT PRIORITY REGISTER 0

U-0	U-0	R/W-1/1	R/W-1/1	U-0	U-0	R/W-1/1	R/W-1/1				
—	—	RC1IP	TX1IP	_	—	BCL1IP	SSP1IP				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit				U = Unimpler	mented bit, read	as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7-6	7-6 Unimplemented: Read as '0'										
bit 5	RC1IP: EUSART1 Receive Interrupt Priority bit										
	1 = High prior	rity									
	0 = Low prior	rity									
bit 4	TX1IP: EUSA	RT1 Transmit	Interrupt Prior	ity bit							
	1 = High prior	rity									
	0 = Low prior	nty	- 1								
bit 3-2	Unimplement	ted: Read as '	0'								
bit 1	BCL1IP: MSS	SP1 Bus Collisi	on Interrupt P	riority bit							
	1 = High prior	1 = High priority									
	0 = Low prior	ity									
bit 0	SSP1IP: Sync	chronous Seria	I Port 1 Interr	upt Priority bit							
	1 = High prior	rity									
	0 = Low prior	ity									

REGISTER 14-21: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

15.1 I/O Priorities

Each pin defaults to the PORT data latch after Reset. Other functions are selected with the peripheral pin select logic. See **Section 17.0** "**Peripheral Pin Select** (**PPS**) **Module**" for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx register. Digital output functions may continue to control the pin when it is in Analog mode.

Analog outputs, when enabled, take priority over digital outputs and force the digital output driver into a high-impedance state.

The pin function priorities are as follows:

- 1. Configuration bits
- 2. Analog outputs (disable the input buffers)
- 3. Analog inputs
- 4. Port inputs and outputs from PPS

15.2 PORTx Registers

In this section the generic names such as PORTx, LATx, TRISx, etc. can be associated with PORTA, PORTB, PORTC and PORTD. For availability of PORTD refer to Table 15-1. The functionality of PORTE is different compared to other ports and is explained in a separate section.

15.2.1 DATA REGISTER

PORTx is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISx (Register 15-2). Setting a TRISx bit ('1') will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISx bit ('0') will make the corresponding PORTx pin an output (i.e., it enables output driver and puts the contents of the output latch on the selected pin). Example 15-1 shows how to initialize PORTx.

Reading the PORTx register (Register 15-1) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATx).

The PORT data latch LATx (Register 15-3) holds the output port data and contains the latest value of a LATx or PORTx write.

EXAMPLE 15-1: INITIALIZING PORTA

;	This	code	exa	ample	e illus	strates	
;	initi	ializi	lnq	the	PORTA	register.	The

; other ports are initialized in the same

	OCHCI	POLCO	arc	INTETATIOCA	T 11	CIIC	ban
:	manne	r					

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'11111000'	;Set RA<7:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

15.2.2 DIRECTION CONTROL

The TRISx register (Register 15-2) controls the PORTx pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISx register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

15.2.3 ANALOG CONTROL

The ANSELx register (Register 15-4) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELx bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELx bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELx bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

15.2.4 OPEN-DRAIN CONTROL

The ODCONx register (Register 15-6) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONx bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONx bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

Note: It is not necessary to set open-drain control when using the pin for I²C; the I²C module controls the pin and makes the pin open-drain.

Mada	MODE	<4:0>	Output	Oneration		Timer Control				
wode	<4:3>	<2:0>	Operation	Operation	Start	Reset	Stop			
		000		Software gate (Figure 20-4)	ON = 1		ON = 0			
		001	Period Pulse	Hardware gate, active-high (Figure 20-5)	ON = 1 and TMRx_ers = 1	_	ON = 0 or TMRx_ers = 0			
		010		Hardware gate, active-low	ON = 1 and TMRx_ers = 0	—	ON = 0 or TMRx_ers = 1			
Free	0.0	011		Rising or falling edge Reset		TMRx_ers				
Period	00	100	Period	Rising edge Reset (Figure 20-6)		TMRx_ers ↑	ON = 0			
		101	Pulse	Falling edge Reset		TMRx_ers ↓				
		110	With Hardware	Low level Reset	ON = 1	TMRx_ers = 0	ON = 0 or TMRx_ers = 0			
		111	Resel	High level Reset (Figure 20-7)		TMRx_ers = 1	ON = 0 or TMRx_ers = 1			
		000	One-shot	Software start (Figure 20-8)	ON = 1	_				
		001	Edge	Rising edge start (Figure 20-9)	ON = 1 and TMRx_ers ↑	_				
		010	triggered start	Falling edge start	ON = 1 and TMRx_ers ↓	—				
		011	(Note 1)	Any edge start	ON = 1 and TMRx_ers	_	ON = 0 or			
One-shot	01	100	Edge	Rising edge start and Rising edge Reset (Figure 20-10)	ON = 1 and TMRx_ers ↑	TMRx_ers ↑	after TMRx = PRx			
		101	triggered start	Falling edge start and Falling edge Reset	ON = 1 and TMRx_ers ↓	TMRx_ers ↓	(Note 2)			
		110	and hardware Reset	Rising edge start and Low level Reset (Figure 20-11)	ON = 1 and TMRx_ers ↑	TMRx_ers = 0				
		111	(Note 1)	Falling edge start and High level Reset	ON = 1 and TMRx_ers ↓	TMRx_ers = 1				
		000		Rese	rved					
		001	Edge	Rising edge start (Figure 20-12)	ON = 1 and TMRx_ers ↑	—	ON = 0 or			
Mono-stable		010	triggered start	Falling edge start	ON = 1 and TMRx_ers ↓	-	Next clock after			
		011	(Note 1)	Any edge start	ON = 1 and TMRx_ers	_	TMRx = PRx (Note 3)			
Reserved	10	100		Rese	rved		•			
Reserved		101		Rese	rved					
		110	Level triggered	High level start and Low level Reset (Figure 20-13)	ON = 1 and TMRx_ers = 1	TMRx_ers = 0	ON = 0 or			
One-shot		not		111	111		start and hardware Reset	Low level start & High level Reset	ON = 1 and TMRx_ers = 0	TMRx_ers = 1
Reserved	11	xxx	Reserved							

TABLE 20-1: TIMER2 OPERATING MODES

Note 1: If ON = 0 then an edge is required to restart the timer after ON = 1.

2: When TMRx = PRx then the next clock clears ON and stops TMRx at 00h.

3: When TMRx = PRx then the next clock stops TMRx at 00h but does not clear ON.

24.10 Auto-Shutdown

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software. The auto-shutdown circuit is illustrated in Figure 24-14.

24.10.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

24.10.1.1 Software Generated Shutdown

Setting the SHUTDOWN bit of the CWG1AS0 register will force the CWG into the shutdown state.

When the auto-restart is disabled, the shutdown state will persist as long as the SHUTDOWN bit is set.

When auto-restart is enabled, the SHUTDOWN bit will clear automatically and resume operation on the next rising edge event. The SHUTDOWN bit indicates when a shutdown condition exists. The bit may be set or cleared in software or by hardware.

24.10.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. The override levels are selected by the LSBD<1:0> and LSAC<1:0> bits of the CWG1AS0 register (Register 24-6). Several input sources can be selected to cause a shutdown condition. All input sources are active-low. The sources are:

- Pin selected by CWG1PPS
- Timer2 post-scaled output
- Timer4 post-scaled output
- Timer6 post-scaled output
- · Comparator 1 output
- · Comparator 2 output

Shutdown input sources are individually enabled by the ASxE bits of the CWG1AS1 register (Register 24-7).

Note: Shutdown inputs are level sensitive, not edge sensitive. The shutdown state cannot be cleared, except by disabling auto-shutdown, as long as the shutdown input level persists.

24.10.1.3 Pin Override Levels

The levels driven to the CWG outputs during an autoshutdown event are controlled by the LSBD<1:0> and LSAC<1:0> bits of the CWG1AS0 register (Register 24-6). The LSBD<1:0> bits control CWG1B/ D output levels, while the LSAC<1:0> bits control the CWG1A/C output levels.

24.10.1.4 Auto-Shutdown Interrupts

When an auto-shutdown event occurs, either by software or hardware setting SHUTDOWN, the CWG1IF flag bit of the PIR7 register is set (Register 14-5).

24.11 Auto-Shutdown Restart

After an auto-shutdown event has occurred, there are two ways to resume operation:

- · Software controlled
- Auto-restart

In either case, the shut-down source must be cleared before the restart can take place. That is, either the shutdown condition must be removed, or the corresponding ASxE bit must be cleared.

24.11.1 SOFTWARE-CONTROLLED RESTART

If the REN bit of the CWG1AS0 register is clear (REN = 0), the CWG module must be restarted after an auto-shutdown event through software.

Once all auto-shutdown sources are removed, the software must clear SHUTDOWN. Once SHUTDOWN is cleared, the CWG module will resume operation upon the first rising edge of the CWG data input.

Note: The SHUTDOWN bit cannot be cleared in software if the auto-shutdown condition is still present.

24.11.2 AUTO-RESTART

If the REN bit of the CWG1AS0 register is set (REN = 1), the CWG module will restart from the shutdown state automatically.

Once all auto-shutdown conditions are removed, the hardware will automatically clear SHUTDOWN. Once SHUTDOWN is cleared, the CWG module will resume operation upon the first rising edge of the CWG data input.

Note: The SHUTDOWN bit cannot be cleared in software if the auto-shutdown condition is still present.

24.14 Register Definitions: CWG Control

Long bit name prefixes for the CWG peripheral is shown in Table 24-2. Refer to **Section 1.4.2.2 "Long Bit Names"** for more information.

TABLE 24-2:

Peripheral	Bit Name Prefix		
CWG	CWG		

L

REGISTER 24-1: CWG1CON0: CWG CONTROL REGISTER 0

R/W-0/0	R/W/HC-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
EN	LD ⁽¹⁾	—	—	—		MODE<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Bit is cleared by hardware

bit 7	EN: CWG1 Enable bit 1 = Module is enabled 0 = Module is disabled
bit 6	 LD: CWG1 Load Buffers bit⁽¹⁾ 1 = Dead-band count buffers to be loaded on CWG data rising edge, following first falling edge after this bit is set 0 = Buffers remain unchanged
bit 5-3	Unimplemented: Read as '0'
bit 2-0	MODE<2:0>: CWG1 Mode bits 111 = Reserved 110 = Reserved 101 = CWG outputs operate in Push-Pull mode 100 = CWG outputs operate in Half-Bridge mode 011 = CWG outputs operate in Reverse Full-Bridge mode 010 = CWG outputs operate in Forward Full-Bridge mode 001 = CWG outputs operate in Synchronous Steering mode 000 = CWG outputs operate in Asynchronous Steering mode
Note 1:	This bit can only be set after EN = 1; it cannot be set in the same cycle when EN is set.

26.5 SPI Mode Operation

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 26-3 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register.

During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own. When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSP Enable bit, SSPEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPxCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding
 TRIS bit cleared
- SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPxBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various Status conditions.



FIGURE 26-3: SPI MASTER/SLAVE CONNECTION

26.8.9 ACKNOWLEDGE SEQUENCE

The ninth SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an \overline{ACK} is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

26.9 I²C Slave Mode Operation

The MSSP Slave mode operates in one of four modes selected by the SSPM bits of the SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

26.9.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 26-5) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register affects the address matching process. See **Section 26.9.9** "**SSP Mask Register**" for more information.

26.9.1.1 I²C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

26.9.1.2 I²C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb's of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCL is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

26.9.2 SLAVE RECEPTION

When the R/W bit of a matching received address byte is clear, the R/W bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 26-3.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 26.9.6.2 "10-bit Addressing Mode**" for more detail.







R/W-0/	0 R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0	R/W-0/0	R/W-0/0	R/W-0/0
ADPSI	S	ADCRS<2:0>		ADACLR		ADMD<2:0>	
bit 7				-			bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
u = Bit is ı	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	OR/Value at all	other Resets
'1' = Bit is	set	'0' = Bit is clea	ared	HC = Bit is cle	eared by hard	ware	
bit 7	ADPSIS: A 1 = ADFLT 0 = ADRES	ADC Previous Sar R is transfered to S is transfered to	nple Input Sel ADPREV at st	ect bits start-of-convers art-of-conversio	ion on		
bit 6-4	ADCRS<2	:0>: ADC Accum	ulated Calcula	tion Right Shift	Select bits		
	If ADMD = Low-pass f If ADMD = The accur Otherwise: Bits are igr	<u>100</u> : filter time constant 001, 010 or 01 nulated value is ri	t is 2 ^{ADCRS} , fil <u>1</u> : ght-shifted by	ter gain is 1:1 ADCRS (divide	ed by 2 ^{ADCRS})	(1,2)	
bit 3	ADACLR:	A/D Accumulator	Clear Comma	and bit ⁽³⁾			
0 = Clearing action is complete (or not sta			rted)				
	1 = ADACO	C, ADAOV and AI	DCNT register	s are cleared			
bit 2-0 ADMD<2:0>: ADC Operating Mode Select 111-101 = Reserved 100 = Low-pass Filter mode 011 = Burst Average mode 010 = Average mode 001 = Accumulate mode 000 = Basic (Legacy) mode			tion bits ⁽⁴⁾				
Note 1:	To correctly cal	culate an average	, the number	of samples (set	in ADRPT) m	ust be 2ADCRS	S.
2:	ADCRS = 3 ' b1	11 is a reserved	option.				
3:	This bit is cleared selections, the o	ed by hardware w delay may be mar	hen the accur	nulator operatio	on is complete;	depending on	oscillator
4:	See Table 31-2	scriptions					

REGISTER 31-3: ADCON2: ADC CONTROL REGISTER 2

ble 31-2 for Full mode descriptions.

PIC18(L)F24/25K40

NEGF	Negate f				
Syntax:	NEGF f {,a}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \ \in \ [0,1] \end{array}$				
Operation:	$(\overline{f}) + 1 \rightarrow f$				
Status Affected:	N, OV, C, DC, Z				
Encoding:	0110 110a ffff ffff				
	complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 35.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
0.0					

NOF	•	No Operation					
Synta	ax:	NOP					
Oper	ands:	None					
Oper	ation:	No operation					
Statu	s Affected:	None					
Enco	ding:	0000 1111	0000 xxxx	000 xxx	00 xx	0000 xxxx	
Desc	ription:	No operati	No operation.				
Word	ls:	1					
Cycle	es:	1	1				
QC	ycle Activity:						
Q1		Q2	Q	Q3		Q4	
Decode		No operation	No operation		No operation		

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

> Before Instruction REG = 0011 1010 [3Ah] After Instruction REG = 1100 0110 [C6h]

© 2016-2017 Microchip Technology Inc.

36.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

36.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

36.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

36.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

36.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	М	ILLIMETERS	3
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	ness A3 0.20 REF			
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.50	0.55	0.70
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2