

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	25
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf25k40-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Digital Peripherals (Continued)**

- Programmable CRC with Memory Scan:
  - Reliable data/program memory monitoring for Fail-Safe operation (e.g., Class B)
  - Calculate CRC over any portion of Flash or EEPROM
- High-speed or background operation
- Hardware Limit Timer (TMR2/4/6+HLT):
- Hardware monitoring and Fault detection
- Peripheral Pin Select (PPS):
- Enables pin mapping of digital I/O
- Data Signal Modulator (DSM)

# **Analog Peripherals**

- 10-Bit Analog-to-Digital Converter with Computation (ADC<sup>2</sup>):
  - 24 external channels
  - Conversion available during Sleep
  - Four internal analog channels
  - Internal and external trigger options
  - Automated math functions on input signals:
    - averaging, filter calculations, oversampling and threshold comparison
- Hardware Capacitive Voltage Divider (CVD) Support:
  - 8-bit precharge timer
  - Adjustable sample and hold capacitor array
  - Guard ring digital output drive
- Zero-Cross Detect (ZCD):
  - Detect when AC signal on pin crosses ground
- 5-Bit Digital-to-Analog Converter (DAC):
  - Output available externally
  - Programmable 5-bit voltage (% of VDD)
  - Internal connections to comparators, Fixed Voltage Reference and ADC
- Two Comparators (CMP):
  - Four external inputs
  - External output via PPS
- Fixed Voltage Reference (FVR) module:
  - 1.024V, 2.048V and 4.096V output levels

# **Clocking Structure**

- High-Precision Internal Oscillator Block (HFINTOSC):
- Selectable frequency range up to 64 MHz
  ±1% at calibration
- 32 kHz Low-Power Internal Oscillator (LFINTOSC)
- External 32 kHz Crystal Oscillator (SOSC)
- External Oscillator Block:
  - Three crystal/resonator modes
  - 4x PLL with external sources
- Fail-Safe Clock Monitor:
  - Allows for safe shutdown if peripheral clock stops
- Oscillator Start-up Timer (OST)

#### **Programming/Debug Features**

- In-Circuit Debug Integrated On-Chip
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- In-Circuit Debug (ICD) with Three Breakpoints via Two Pins

# Pin Allocation Tables

## TABLE 1: 28-PIN ALLOCATION TABLE (PIC18(L)F24/25K40)

I/O <sup>(2)</sup>	28-Pin SPDIP, SOIC, SSOP	28-Pin (U)QFN	A/D	Reference	Comparator	Timers	CCP	CWG	ZCD	Interrupt	EUSART	WSQ	MSSP	dn-IIn4	Basic
RA0	2	27	ANA0		C1IN0- C2IN0-		-		—	IOCA0			_	Y	
RA1	3	28	ANA1	_	C1IN1- C2IN1-	_	_	_	—	IOCA1	_	_	_	Y	_
RA2	4	1	ANA2	DAC1OUT1 Vref- (DAC) Vref- (ADC)	C1IN0+ C2IN0+	_	Ι	-	Ι	IOCA2	-	-		Y	_
RA3	5	2	ANA3	Vref+ (DAC) Vref+ (ADC)	C1IN1+		_	1	_	IOCA3		MDCIN1 <sup>(1)</sup>		Y	
RA4	6	3	ANA4	_	_	T0CKI <sup>(1)</sup>	-	_		IOCA4	_	MDCIN2 <sup>(1)</sup>	_	Y	_
RA5	7	4	ANA5	_	_	_	_	_	_	IOCA5		MDMIN <sup>(1)</sup>	SS1 <sup>(1)</sup>	Y	
RA6	10	7	ANA6	_	—	—	—	—	_	IOCA6	-	—	_	Y	CLKOUT OSC2
RA7	9	6	ANA7	_		—				IOCA7	—	—	_	Y	OSC1 CLKIN
RB0	21	18	ANB0	—	C2IN1+	_		CWG1 <sup>(1)</sup>	ZCDIN	IOCB0 INT0 <sup>(1)</sup>	—	—	—	Y	—
RB1	22	19	ANB1	—	C1IN3- C2IN3-	_	-		-	IOCB1 INT1 <sup>(1)</sup>	_	_	_	Y	—
RB2	23	20	ANB2	_		_	_		_	IOCB2 INT2 <sup>(1)</sup>	_		_	Y	—
RB3	24	21	ANB3	_	C1IN2- C2IN2-	-	Ι	-		IOCB3		_	_	Y	
RB4	25	22	ANB4		_	T5G <sup>(1)</sup>	_		—	IOCB4	_	_		Y	_
RB5	26	23	ANB5	_	_	T1G <sup>(1)</sup>	—	_	—	IOCB5	_	_	_	Y	_
RB6	27	24	ANB6	_	_	_	_	_	_	IOCB6	_	_	_	Y	ICSPCLK
RB7	28	25	ANB7	DAC1OUT2	_	T6AIN <sup>(1)</sup>	_	—	—	IOCB7	_	_	_	Y	ICSPDAT

PIC18(L)F24/25K40

Note 1: Default peripheral input. Input can be moved to any other pin with the PPS input selection registers (Register 17-1).

2: All pin outputs default to PORT latch data. Any pin can be selected as a peripheral digital output with the PPS output selection registers.

**3:** These peripheral functions are bidirectional. The output pin selections must be the same as the input pin selections.

4: These pins are configured for 1<sup>2</sup>C logic levels; The SCLx/SDAx signals may be assigned to any of these pins. PPS assignments to the other pins (e.g., RB1) will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the 1<sup>2</sup>C specific or SMBus input buffer thresholds.

R/W/HC-0	/0 R/W-0/0	U-0	R-0/0	R-0/0	U-0	U-0	U-0				
CSWHOL	D SOSCPWR	—	ORDY	NOSCR	—	—	—				
bit 7				•			bit 0				
Legend:											
R = Readal	ble bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
u = Bit is ur	nchanged	x = Bit is unki	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets				
'1' = Bit is s	set	'0' = Bit is cle	ared	HC = Bit is cl	eared by hardw	vare					
bit 7	CSWHOLD: Clock Switch Hold bit										
	1 = Clock s	<ul> <li>Clock switch will hold (with interrupt) when the oscillator selected by NOSC is ready</li> </ul>									
	0 = Clock s	witch may proc	eed when the c	scillator select	ed by NOSC is	ready; NOSCF	R				
	become	es '1', the switc	h will occur								
bit 6	SOSCPWR:	Secondary Os	cillator Power N	/lode Select bit							
	1 = Second	ary oscillator o	perating in Higi	h-Power mode							
L:1 F											
DIT 5	Unimplemen	ited: Read as	0.								
bit 4	ORDY: Oscil	lator Ready bit	(read-only)				_				
	1 = OSCCO	DN1 = OSCCO	N2; the current	system clock i	s the clock spe	cified by NOS	C				
		switch is in pro	gress	(1)							
bit 3	NOSCR: Nev	w Oscillator is F	Ready bit (read	-only)(')							
	1 = A clock	switch is in pro	gress and the	oscillator selec	ted by NOSC in	ndicates a "rea	dy" condition				
h:+ 0 0			, ,			s not yet ready					
DIT 2-0	Unimplemen	ited: Read as	U								
Note 1:	If $CSWHOLD = 0$	the user may	not see this bit	set because, v	when the oscilla	tor becomes re	eady there				

**Note 1:** If CSWHOLD = 0, the user may not see this bit set because, when the oscillator becomes ready there may be a delay of one instruction clock before this bit is set. The clock switch occurs in the next instruction cycle and this bit is cleared.



KEGISTER 0-	$\mathbf{Z}$ . <b>CFUDUZ</b>	E. DUZE AN							
R/W-0/u	R/W/HC/HS-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0		
IDLEN	DOZEN	ROI	DOE	_		DOZE<2:0>			
bit 7							bit 0		
Legend:									
R = Readable I	oit	W = Writable I	oit	U = Unimple	emented bit, re	ead as '0'			
u = Bit is unchanged		x = Bit is unkn	own	-n/n = Value Resets	at POR and I	3OR/Value at a	ll other		
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is o	cleared by har	dware			
bit 7	<b>IDLEN:</b> Idle Ena 1 = A SLEEP ins 0 = A SLEEP ins	ble bit struction inhibits struction places	s the CPU clo the device in	ck, but not the to full Sleep n	e peripheral cl node	ock(s)			
bit 6	<b>DOZEN:</b> Doze Enable bit <sup>(1,2)</sup> 1 = The CPU executes instruction cycles according to DOZE setting 0 = The CPU executes all instruction cycles (fastest, highest power operation)								
bit 5	<ul> <li>0 = The CPU executes all instruction cycles (fastest, highest power operation)</li> <li>ROI: Recover-On-Interrupt bit</li> <li>1 = Entering the Interrupt Service Routine (ISR) makes DOZEN = 0 bit, bringing the CPU to full-speed operation</li> <li>0 = Interrupt entry does not change DOZEN</li> </ul>								
bit 4	<b>DOE</b> : Doze-On-I 1 = Executing R 0 = RETFIE doe	Exit bit ETFIE makes es not change I	DOZEN = 1, b DOZEN	pringing the C	PU to reduced	d speed operati	on		
bit 3	Unimplemented	I: Read as '0'							
bit 2-0	DOZE<2:0>: Ra 111 =1:256 110 =1:128 101 =1:64 100 =1:32 011 =1:16 010 =1:8 001 =1:4 000 =1:2	tio of CPU Inst	ruction Cycles	to Periphera	I Instruction C	ycles			

# REGISTER 6-2: CPUDOZE: DOZE AND IDLE REGISTER

- **Note 1:** When ROI = 1 or DOE = 1, DOZEN is changed by hardware interrupt entry and/or exit.
  - 2: Entering ICD overrides DOZEN, returning the CPU to full execution speed; this bit is not affected.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	TMR0MD
						bit 0
bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'	
nanged	x = Bit is unkn	own	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
	'0' = Bit is clea	ared	q = Value dep	ends on condit	ion	
Unimplemen	ted: Read as '0	)'				
TMR6MD: Dis	sable Timer TM	R6 bit				
1 = TMR6 m	odule disabled					
0 = TMR6 m	odule enabled					
TMR5MD: Dis	sable Timer TM	R5 bit				
1 = TMR5 m	odule disabled					
0 = TMR5 m	odule enabled					
TMR4MD: Dis	sable Timer TM	R4 bit				
1 = TMR4 m	odule disabled					
0 = TMR4 m	odule enabled					
TMR3MD: Dis	sable Timer TM	R3 bit				
1 = TMR3 m	odule disabled					
0 = IMR3 m						
TMR2MD: Dis	sable Timer TM	R2 bit				
1 = IMR2mc 0 = TMR2mc	odule disabled					
	sable Timer TM	R1 bit				
1 = TMR1 m	odule disabled					
0 = TMR1 m	odule enabled					
TMR0MD: Dis	sable Timer TM	R0 bit				
1 = TMR0 m	odule disabled					
0 = TMR0 mo	odule enabled					
	R/W-0/0         TMR6MD         TMR6MD:         anged         Unimplement         TMR6MD:         1 = TMR6 m         0 = TMR6 m         TMR5MD:         1 = TMR6 m         0 = TMR5 m         0 = TMR5 m         1 = TMR4 m         0 = TMR4 m         0 = TMR4 m         1 = TMR3 m         0 = TMR3 m         TMR2MD:         1 = TMR2 m         0 = TMR2 m         0 = TMR1 m         0 = TMR1 m         0 = TMR1 m         0 = TMR0 m	R/W-0/0       R/W-0/0         TMR6MD       TMR5MD         bit       W = Writable R         hanged       x = Bit is unkn         '0' = Bit is clear         Unimplemented: Read as '0'         TMR6MD: Disable Timer TM         1 = TMR6 module disabled         0 = TMR6 module disabled         0 = TMR5 module enabled         TMR4MD: Disable Timer TM         1 = TMR5 module enabled         TMR4MD: Disable Timer TM         1 = TMR4 module disabled         0 = TMR4 module disabled         0 = TMR4 module enabled         TMR3MD: Disable Timer TM         1 = TMR3 module disabled         0 = TMR3 module disabled         0 = TMR1 module disabled         0 = TMR2 module disabled         0 = TMR1 module disabled         0 = TMR2 module disabled         0 = TMR1 module disabled         0 = TMR0 module disabled	R/W-0/0R/W-0/0R/W-0/0TMR6MDTMR5MDTMR4MDTMR6MDTMR5MDTMR4MDangedx = Bit is unknown '0' = Bit is clearedUnimplemented:Read as '0'TMR6MD:Disable1 = TMR6 module disabled00 = TMR6 module disabled00 = TMR6 module enabledTMR5MD:Disable1 = TMR5 module disabled0 = TMR4 module disabled0 = TMR4 module disabled0 = TMR4 module disabled0 = TMR3 module disabled0 = TMR3 module disabled0 = TMR3 module disabled0 = TMR1 module disabled0 = TMR2 module disabled0 = TMR2 module disabled0 = TMR1 module disabled0 = TMR0 module disabled0 = TMR0 module disabled0 = TMR0 module disabled0 = TMR0 module disabled	R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0         TMR6MD       TMR5MD       TMR4MD       TMR3MD         bit       W = Writable bit       U = Unimplemented:         nanged       x = Bit is unknown       -n/n = Value a         '0' = Bit is cleared       q = Value dep         Unimplemented:       Read as '0'         TMR6MD:       Disable Timer TMR6 bit         1 = TMR6 module disabled       0         0 = TMR6 module enabled       TMR5MD:         TMR5MD:       Disable Timer TMR5 bit         1 = TMR5 module enabled       TMR4MD:         TMR4MD:       Disable Timer TMR4 bit         1 = TMR5 module disabled       0 = TMR5 module enabled         TMR4MD:       Disable Timer TMR4 bit         1 = TMR4 module disabled       0 = TMR4 module enabled         TMR3MD:       Disable Timer TMR3 bit         1 = TMR3 module disabled       0 = TMR3 module enabled         TMR2MD:       Disable Timer TMR2 bit         1 = TMR2 module disabled       0 = TMR2 module disabled         0 = TMR2 module disabled       0 = TMR2 module enabled         TMR1MD:       Disable Timer TMR2 bit         1 = TMR2 module disabled       0 = TMR1 module enabled         TMR1MD:       Disable Timer TMR1	R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0         TMR6MD       TMR5MD       TMR4MD       TMR3MD       TMR2MD         TMR6MD       TMR5MD       TMR4MD       TMR3MD       TMR2MD         bit       W = Writable bit       U = Unimplemented bit, read         anged       x = Bit is unknown       -n/n = Value at POR and BO         '0' = Bit is cleared       q = Value depends on condit         Unimplemented:       Read as '0'         TMR6MD:       Disable Timer TMR6 bit         1 = TMR6 module disabled       0         0 = TMR6 module enabled       TMR5MD:         TMR5 module disabled       0         0 = TMR5 module disabled       0         0 = TMR4 module disabled       0         0 = TMR4 module disabled       0         0 = TMR3 module disabled       0         0 = TMR3 module disabled       0         0 = TMR2 module disabled       0         0 = TMR1 module disabled       0         0 = TMR1 module disabled       0 <td< td=""><td>R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0         TMR6MD       TMR5MD       TMR4MD       TMR3MD       TMR2MD       TMR1MD         Imaged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all or       '0' = Bit is cleared       q = Value depends on condition         Unimplemented:       Read as '0'       TMR6MD:       Disable Timer TMR6 bit       1       1         1 = TMR6 module disabled       0       TMR5MD:       Disable Timer TMR5 bit       1       1         1 = TMR5 module enabled       TMR4MD:       Disable Timer TMR4 bit       1       1       TMR4MD:       Disable Timer TMR5 bit         1 = TMR5 module disabled       0       TMR4MD:       Disable Timer TMR4 bit       1       TMR3 module enabled         TMR4MD:       Disable Timer TMR4 bit       1       TMR4 module disabled       0       TMR4 module enabled         TMR4MD:       Disable Timer TMR2 bit       1       TMR3 module enabled       TMR3MD:       Disable Timer TMR2 bit         1 = TMR2 module disabled       0       TMR4MD:       Disable Timer TMR2 bit       1       TMR2MD:         1 = TMR2 module disabled       0       TMR1 module enabled       TMR1 bit       1       TMR1 module enabled         TMR1</td></td<>	R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0       R/W-0/0         TMR6MD       TMR5MD       TMR4MD       TMR3MD       TMR2MD       TMR1MD         Imaged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all or       '0' = Bit is cleared       q = Value depends on condition         Unimplemented:       Read as '0'       TMR6MD:       Disable Timer TMR6 bit       1       1         1 = TMR6 module disabled       0       TMR5MD:       Disable Timer TMR5 bit       1       1         1 = TMR5 module enabled       TMR4MD:       Disable Timer TMR4 bit       1       1       TMR4MD:       Disable Timer TMR5 bit         1 = TMR5 module disabled       0       TMR4MD:       Disable Timer TMR4 bit       1       TMR3 module enabled         TMR4MD:       Disable Timer TMR4 bit       1       TMR4 module disabled       0       TMR4 module enabled         TMR4MD:       Disable Timer TMR2 bit       1       TMR3 module enabled       TMR3MD:       Disable Timer TMR2 bit         1 = TMR2 module disabled       0       TMR4MD:       Disable Timer TMR2 bit       1       TMR2MD:         1 = TMR2 module disabled       0       TMR1 module enabled       TMR1 bit       1       TMR1 module enabled         TMR1

## REGISTER 7-2: PMD1: PMD CONTROL REGISTER 1

## 11.1.1 TABLE READS AND TABLE WRITES

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is eight bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

The table read operation retrieves one byte of data directly from program memory and places it into the TABLAT register. Figure 11-1 shows the operation of a table read.

The table write operation stores one byte of data from the TABLAT register into a write block holding register. The procedure to write the contents of the holding registers into program memory is detailed in **Section 11.1.6 "Writing to Program Flash Memory"**. Figure 11-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. Tables containing data, rather than program instructions, are not required to be word aligned. Therefore, a table can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.



# FIGURE 11-2: TABLE WRITE OPERATION



### 11.1.2 CONTROL REGISTERS

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the following registers:

- NVMCON1 register
- NVMCON2 register
- TABLAT register
- TBLPTR registers

#### 11.1.2.1 NVMCON1 and NVMCON2 Registers

The NVMCON1 register (Register 11-1) is the control register for memory accesses. The NVMCON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading NVMCON2 will read all '0's.

The NVMREG<1:0> control bits determine if the access will be to Data EEPROM Memory locations. PFM locations or User IDs, Configuration bits, Rev ID and Device ID. When NVMREG<1:0> = 00, any subsequent operations will operate on the Data EEPROM Memory. When NVMREG<1:0> = 10, any subsequent operations will operate on the program memory. When NVMREG<1:0> = x1, any subsequent operations will operate on the Data IDS, Rev ID and Device ID.

The FREE bit allows the program memory erase operation. When the FREE bit is set, an erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. This bit is applicable only to the PFM and not to data EEPROM.

When set, the WREN bit will allow a program/erase operation. The WREN bit is cleared on power-up.

The WRERR bit is set by hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is successfully complete.

The WR control bit initiates erase/write cycle operation when the NVMREG<1:0> bits point to the Data EEPROM Memory location, and it initiates a write operation when the NVMREG<1:0> bits point to the PFM location. The WR bit cannot be cleared by firmware; it can only be set by firmware. Then the WR bit is cleared by hardware at the completion of the write operation.

The NVMIF Interrupt Flag bit of the PIR7 register is set when the write is complete. The NVMIF flag stays set until cleared by firmware.

#### 11.1.2.2 TABLAT – Table Latch Register

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

## 11.1.2.3 TBLPTR – Table Pointer Register

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22<sup>nd</sup> bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations on the TBLPTR affect only the low-order 21 bits.

#### 11.1.2.4 Table Pointer Boundaries

TBLPTR is used in reads, writes and erases of the Program Flash Memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory directly into the TABLAT register.

When a TBLWT is executed the byte in the TABLAT register is written, not to Flash memory but, to a holding register in preparation for a program memory write. The holding registers constitute a write block which varies depending on the device (see Table 11-3). The 3, 4, or 5 LSbs of the TBLPTRL register determine which specific address within the holding register block is written to. The MSBs of the Table Pointer have no effect during TBLWT operations.

When a program memory write is executed the entire holding register block is written to the Flash memory at the address determined by the MSbs of the TBLPTR. The 3, 4, or 5 LSBs are ignored during Flash memory writes. For more detail, see **Section 11.1.6 "Writing to Program Flash Memory"**.

Figure 11-3 describes the relevant boundaries of TBLPTR based on Program Flash Memory operations.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1				
SLRx7	SLRx6	SLRx5	SLRx4	SLRx3	SLRx2	SLRx1	SLRx0				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
'1' = Bit is set '0' = Bit is cleared			ared	x = Bit is unknown							
-n/n = Value at POR and BOR/Value at all other Resets											

### REGISTER 15-7: SLRCONX: SLEW RATE CONTROL REGISTER

bit 7-0

- SLRx<7:0>: Slew Rate Control on Pins Rx<7:0>, respectively
  - 1 = Port pin slew rate is limited
  - 0 = Port pin slews at maximum rate

#### TABLE 15-8: SLEW RATE CONTROL REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SLRCONA	SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0
SLRCONB	SLRB7	SLRB6	SLRB5	SLRB4	SLRB3	SLRB2	SLRB1	SLRB0
SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0



# 20.1 Timer2 Operation

Timer2 operates in three major modes:

- · Free Running Period
- One-shot
- Monostable

Within each mode there are several options for starting, stopping, and reset. Table 20-1 lists the options.

In all modes, the TMR2 count register is incremented on the rising edge of the clock signal from the programmable prescaler. When TMR2 equals T2PR, a high level is output to the postscaler counter. TMR2 is cleared on the next clock input.

An external signal from hardware can also be configured to gate the timer operation or force a TMR2 count Reset. In Gate modes the counter stops when the gate is disabled and resumes when the gate is enabled. In Reset modes the TMR2 count is reset on either the level or edge from the external source.

The TMR2 and T2PR registers are both directly readable and writable. The TMR2 register is cleared and the T2PR register initializes to FFh on any device Reset. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- a write to the T2CON register
- any device Reset
- External Reset Source event that resets the timer.

Note:	TMR2	is	not	cleared	when	T2CON	is
	written.						

## 20.1.1 FREE RUNNING PERIOD MODE

The value of TMR2 is compared to that of the Period register, T2PR, on each clock cycle. When the two values match, the comparator resets the value of TMR2 to 00h on the next cycle and increments the output

postscaler counter. When the postscaler count equals the value in the OUTPS<4:0> bits of the TMRxCON1 register then a one clock period wide pulse occurs on the TMR2\_postscaled output, and the postscaler count is cleared.

## 20.1.2 ONE-SHOT MODE

The One-Shot mode is identical to the Free Running Period mode except that the ON bit is cleared and the timer is stopped when TMR2 matches T2PR and will not restart until the T2ON bit is cycled off and on. Postscaler OUTPS<4:0> values other than 0 are meaningless in this mode because the timer is stopped at the first period event and the postscaler is reset when the timer is restarted.

### 20.1.3 MONOSTABLE MODE

Monostable modes are similar to One-Shot modes except that the ON bit is not cleared and the timer can be restarted by an external Reset event.

# 20.2 Timer2 Output

The Timer2 module's primary output is TMR2\_postscaled, which pulses for a single TMR2\_clk period when the postscaler counter matches the value in the OUTPS bits of the TMR2CON register. The T2PR postscaler is incremented each time the TMR2 value matches the T2PR value. This signal can be selected as an input to several other input modules:

- The ADC module, as an Auto-conversion Trigger
- · COG, as an auto-shutdown source

In addition, the Timer2 is also used by the CCP module for pulse generation in PWM mode. Both the actual TMR2 value as well as other internal signals are sent to the CCP module to properly clock both the period and pulse width of the PWM signal. See **Section 21.0 "Capture/Compare/PWM Module"** for more details on setting up Timer2 for use with the CCP, as well as the timing diagrams in **Section 20.5 "Operation Examples"** for examples of how the varying Timer2 modes affect CCP PWM output.

# 20.3 External Reset Sources

In addition to the clock source, the Timer2 also takes in an external Reset source. This external Reset source is selected for Timer2, Timer4 and Timer6 with the T2RST, T4RST and T6RST registers, respectively. This source can control starting and stopping of the timer, as well as resetting the timer, depending on which mode the timer is in. The mode of the timer is controlled by the MODE<4:0> bits of the TMRxHLT register. Edge-Triggered modes require six Timer clock periods between external triggers. Level-Triggered modes require the triggering level to be at least three Timer clock periods long. External triggers are ignored while in Debug Freeze mode.

# 21.3 Capture Mode

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the capture source, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMRxH:TMRxL register pair, respectively. An event is defined as one of the following and is configured by the MODE<3:0> bits of the CCPxCON register:

- · Every falling edge of CCPx input
- Every rising edge of CCPx input
- Every 4th rising edge of CCPx input
- · Every 16th rising edge of CCPx input
- Every edge of CCPx input (rising or falling)

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIR6 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH:CCPRxL register pair is read, the old captured value is overwritten by the new captured value.

Note: If an event occurs during a 2-byte read, the high and low-byte data will be from different events. It is recommended while reading the CCPRxH:CCPRxL register pair to either disable the module or read the register pair twice for data integrity.

Figure 21-1 shows a simplified diagram of the capture operation.

# 21.3.1 CAPTURE SOURCES

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Note:	If the CCPx pin is configured as an output,
	a write to the port can cause a capture
	condition.

The capture source is selected by configuring the CTS<1:0> bits of the CCPxCAP register. The following sources can be selected:

- · Pin selected by CCPxPPS
- C1\_output
- C2\_output
- IOC\_interrupt

### 21.3.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

• See Section 19.0 "Timer1/3/5 Module with Gate Control" for more information on configuring Timer1.

## FIGURE 21-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
INTCON	GIE/GIEH	PEIE/GIEL	IPEN		_	INT2EDG	INT1EDG	INT0EDG	166		
PIE6	_	_	_	_	_	_	CCP2IE	CCP1IE	181		
PIR6	_	_	_	_	_	_	CCP2IF	CCP1IF	173		
IPR6	_	_	_	_	_	_	CCP2IP	CCP1IP	189		
PMD3	—	_	_	—	PWM4MD	PWM3MD	CCP2MD	CCP1MD	67		
CCPxCON	EN	—	OUT	FMT	FMT MODE<3:0>						
CCPxCAP	—	—			— — — CTS<1:0>						
CCPRxL					CCPRx<7:0>				265		
CCPRxH					CCPRx<15:8>				266		
CCPTMRS	P4TSE	L<1:0>	P3TSE	L<1:0> C2TSEL<1:0> C1TSEL<1:0>							
CCPxPPS	—	—				CCPxPPS<4:0	>		211		
RxyPPS	_	_	_			RxyPPS<4:0>			213		
T1CON	_	_	T1CKP	S<1:0>	—	T1SYNC	T1RD16	TMR10N	223		
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GO/DONE	T1GVAL	_	—	224		
T1CLK	_	_	_	_		CS<	:3:0>		225		
T1GATE	_	_	_	_		GSS	<3:0>		226		
TMR1L	TMR1L7	TMR1L6	TMR1L5	TMR1L4	TMR1L3	TMR1L2	TMR1L1	TMR1L0	227		
TMR1H	TMR1H7	TMR1H6	TMR1H5	TMR1H4	TMR1H3	TMR1H2	TMR1H1	TMR1H0	227		
TMR2					TMR2<7:0>				238*		
T2PR					PR2<7:0>				238*		
T2CON	ON		CKPS<2:0>		OUTPS<3:0>						
T2HLT	PSYNC	CPOL	CSYNC			MODE<4:0>			257		
T2CLKCON	_	_	_	_	CS<3:0>						
T2RST	_	_	_	_		RSEL	<3:0>		259		

## TABLE 21-5: SUMMARY OF REGISTERS ASSOCIATED WITH CCPx

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the CCP module.

Not a physical register.

# 23.10 Register Definitions: ZCD Control

R/W-0/0	U-0	R-x	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0					
ZCDSEN	_	ZCDOUT	ZCDPOL	_	_	ZCDINTP	ZCDINTN					
bit 7							bit 0					
<b></b>												
Legend:												
R = Readable b	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 7	<b>ZCDSEN:</b> Zer This bit is igno 1= Zero-cro 0= Zero-cro	ro-Cross Detect pred when ZCI iss detect is en iss detect is dis	t Software Er DSEN fuse is abled. ZCD p sabled. ZCD p	able bit set. in is forced to o in operates ac	output to sourc	e and sink curre	ent. rols.					
bit 6	Unimplemented: Read as '0'											
bit 5	ZCDOUT: Zer	o-Cross Detec	t Data Output	bit								
	$\frac{ZCDPOL \text{ bit = 0:}}{1 = ZCD \text{ pin is sourcing current}}$ $\frac{ZCDPOL \text{ bit = 1:}}{1 = ZCD \text{ pin is sourcing current}}$											
bit 4	ZCDPOL: Zer	o-Cross Detec	t Polarity bit									
	1 = ZCD logic 0 = ZCD logic	output is inver output is not i	ted nverted									
bit 3-2	Unimplement	ted: Read as '	0'									
bit 1	<b>ZCDINTP:</b> Ze 1 = ZCDIF bit 0 = ZCDIF bit	ro-Cross Deter is set on low-t is unaffected b	ct Positive-Go o-high ZCD_c oy low-to-high	ning Edge Inter output transition ZCD_output ti	rupt Enable bit า ransition							
bit 0	<ul> <li>a = ZCDIF bit is unaffected by low-to-high ZCD_output transition</li> <li><b>ZCDINTN:</b> Zero-Cross Detect Negative-Going Edge Interrupt Enable bit</li> <li>1 = ZCDIF bit is set on high-to-low ZCD_output transition</li> <li>a = ZCDIF bit is unaffected by high-to-low ZCD_output transition</li> </ul>											

# REGISTER 23-1: ZCDCON: ZERO-CROSS DETECT CONTROL REGISTER

# 26.8.9 ACKNOWLEDGE SEQUENCE

The ninth SCL pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

# 26.9 I<sup>2</sup>C Slave Mode Operation

The MSSP Slave mode operates in one of four modes selected by the SSPM bits of the SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

## 26.9.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 26-5) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register affects the address matching process. See **Section 26.9.9** "**SSP Mask Register**" for more information.

# 26.9.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

# 26.9.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb's of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCL is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

## 26.9.2 SLAVE RECEPTION

When the R/W bit of a matching received address byte is clear, the R/W bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 26-3.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 26.9.6.2 "10-bit Addressing Mode**" for more detail.



## 26.10.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.

Note:	Because queuing of events is not allowed,						
	writing to the lower five bits of SSPxCON2						
	is disabled until the Start condition is						
	complete.						

### 26.10.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 26-26), the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is

FIGURE 26-26: FIRST START BIT TIMING

the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - **2:** The Philips I<sup>2</sup>C specification states that a bus collision cannot occur on a Start.



© 2016-2017 Microchip Technology Inc.







DEC	FSZ Decrement f, skip if 0		DCF	SNZ	Decrement f, skip if not 0						
Syntax: DECFSZ f {,d {,a}}		{,d {,a}}		Synta	x:	DCFSNZ	f {,d {,a}}				
$\begin{array}{llllllllllllllllllllllllllllllllllll$				Opera	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$				
Operation: (f) – 1 skip if		(f) – 1 $\rightarrow$ de skip if result	f) – 1 $\rightarrow$ dest, skip if result = 0		Opera	ation:	(f) – 1 → dest, skip if result $\neq$ 0				
Statu	is Affected:	None			Status	s Affected:	None				
Enco	oding:	0010	11da ffi	ff ffff	Enco	ding:	0100	11da ff:	ff ffff		
Description: 7		The content decremente placed in W placed back If the result which is alre and a NOP is it a 2-cycle i If 'a' is '0', th If 'a' is '0', th If 'a' is '0', an set is enable in Indexed L mode when tion 35.2.3 Oriented In eral Offset	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- eral Offset Mode" for details.		Desci	iption:	n: The contents of register 'f' are decremented. If 'd' is '0', the replaced in W. If 'd' is '1', the replaced back in register 'f' (def If the result is not '0', the next instruction, which is already fr discarded and a NOP is executionstruction. If 'a' is '0', the Access Bank is If 'a' is '1', the BSR is used to GPR bank. If 'a' is '0' and the extended in set is enabled, this instruction in Indexed Literal Offset Addr mode whenever f ≤ 95 (5Fh). tion 35.2.3 "Byte-Oriented a Oriented Instructions in Indexed Section 1000 (1000) (10		f' are the result is (default). next ady fetched, is xecuted cle nk is selected. d to select the ed instruction ction operates Addressing Fh). See Sec- ted and Bit- n Indexed Lit-		
Word	ds:	1					eral Offse	t Mode" for de	etails.		
Cycl	es:	1(2)			Word	S:	1				
-,		Note: 3 cy by a	<b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.		Cycle	Cycles:		1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction			
QC	ycle Activity:		~ ~	<i></i>	0.0	cle Activity:	by				
	Q1 Decede	Q2 Bood	Q3	Q4	1	01 01	02	03	04		
	Decode	register 'f'	Data	destination	l r	Decode	Read	Process	Write to		
lf sk		i oglotol i	2010	accuration	1	200000	register 'f'	Data	destination		
	, Q1	Q2	Q3	Q4	lf ski	p:					
	No	No	No	No	]	Q1	Q2	Q3	Q4		
	operation	operation	operation	operation		No	No	No	No		
lf sk	ip and followe	d by 2-word ins	struction:		l	operation	operation	operation	operation		
	Q1	Q2 Q3 Q4			lf ski	If skip and followed by 2-word instruction:					
	No	No	No	No	l r	Q1	Q2	Q3	Q4		
	operation	operation	operation	operation	-	No	No	No	No		
	No	No	NO	No	-	No	No	No	No		
	operation	operation	operation	operation	J	operation	operation	operation	operation		
<u>Exar</u>	<u>nple</u> :	HERE	DECFSZ GOTO	CNT, 1, 1 LOOP	Exam	ple:	HERE ZERO NZERO	DCFSNZ TEI	MP, 1, 0		
	Before Instruc	tion	(1100 - )		I	Refore Instruc	tion				
PC After Instruction		= Address on = CNT - 1	(HERE)		,	TEMP	= on	?			
	If CNT	= 0;	(			TEMP	=	TEMP – 1,			
	If CNT	= Aaaress ≠ 0;	(CONTINUE	;)		PC	=	0; Address (	ZERO)		
	PC	= Áddress	(HERE + 2	:)		If TEMP	≠	0; Address			
						PU	=	Auuress (	NZERU)		

MOVLW		Move lite	Move literal to W					
Synta	ax:	MOVLW	k					
Oper	ands:	$0 \le k \le 25$	5					
Oper	ation:	$k \to W$						
Statu	s Affected:	None						
Enco	oding:	0000	1110	kkk	k	kkkk		
Desc	ription:	The 8-bit I	The 8-bit literal 'k' is loaded into W.					
Word	ls:	1	1					
Cycle	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q3	5	Q4			
	Decode	Read literal 'k'	Process Data		Write to W			
Example:		MOVLW	5Ah					
	After Instruction	on						
	W	= 5Ah						

MOVWF	Move W	Move W to f				
Syntax:	MOVWF	f {,a}				
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	1				
Operation:	$(W) \to f$					
Status Affected:	None					
Encoding:	0110	111a	ffff	ffff		
2000, p.10.1.	Location 'f 256-byte b If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe tion 35.2.3 Oriented I eral Offse	Nove data from who register 1. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Sec- tion 35.2.3 "Byte-Oriented and Bit- Oriented Instructions in Indexed Lit- orel Offset Mode" for data in				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proce Data	ess a ro	Write egister 'f'		
Example:	MOVWF	reg, 0				
Before Instruc	tion					
W REG After Instructio	= 4Fh = FFh on					
W REG	= 4Fh = 4Fh					

ADDWF		ADD W t (Indexed	ADD W to Indexed (Indexed Literal Offset mode)					
Synta	ax:	ADDWF	[k] {,d}					
Oper	ands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d  \in  [0,1] \end{array}$						
Oper	ation:	(W) + ((FS	SR2) + k) -	$\rightarrow$ dest				
Statu	is Affected:	N, OV, C,	N, OV, C, DC, Z					
Enco	oding:	0010	01d0	kkkk	kkkk			
Desc	cription:	The conter contents of FSR2, offs If 'd' is '0', is '1', the r register 'f'	The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default).					
Word	ds:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	8	Q4			
	Decode	Read 'k'	Proce Dat	ess V a de	Write to estination			
Exan	nple:	ADDWF	[OFST]	, 0				
	Before Instruct	ion						
W OFST FSR2		=	17h 2Ch 0A00h	ı				
of 0A2Ch After Instruction		= n	20h					
	W	=	37h					
	of 0A2Ch	=	20h					

BSF		Bit Set (Indexe	Bit Set Indexed (Indexed Literal Offset mode)				
Synta	ax:	BSF [k]	, b				
Oper	ands:	$0 \le f \le 9$ $0 \le b \le 7$	5				
Oper	ation:	$1 \rightarrow ((FS))$	SR2	) + k) <b< td=""><td>&gt;</td><td></td><td></td></b<>	>		
Statu	s Affected:	None					
Enco	ding:	1000		bbb0	kkł	ĸk	kkkk
Description:		Bit 'b' of offset by	Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2		Q3			Q4
	Decode	Read register 'l	,	Proce Data	ess a	V de	Vrite to stination
Exan	nple:	BSF	[]	FLAG_O	FST]	, 7	
Before Instruction FLAG_OFS FSR2 Contents of 0A0Ah		tion FST	= = =	0Ah 0A00h 55h	1		
of UAUAn After Instruction Contents of 0A0Ah		n I	=	D5h			

SETF		Set Indexe	ex d l	ed Literal (	Offse	et m	ode)	
Syntax:		SETF [	<]					
Operands:		$0 \le k \le 9$	5					
Operation:		$FFh \rightarrow (($	(FS	iR2) + k)				
Status Affected	:	None						
Encoding:		0110		1000	kkk	k	kkkk	
Description:		The cont FSR2, of	The contents of the register indicated by FSR2, offset by 'k', are set to FFh.					
Words:		1						
Cycles:		1						
Q Cycle Activit	iy:							
Q1		Q2		Q3			Q4	
Decode		Read 'k'		Process Data		r	Write egister	
Example:		SETF	[	OFST]				
Before Ins OFS FSR2 Cont of 0A	tructio 7 2 ents 2Ch	on = = =	2C 0A 00	h 00h า				

= FFh

After Instruction Contents of 0A2Ch

# 37.2 Standard Operating Conditions

The standard operating co	onditions for any device are defined as:	
Operating Voltage: Operating Temperature:	$\label{eq:VDDMAX} \begin{array}{l} VDDMN \leq VDD \leq VDDMAX \\ TA  MIN \leq TA \leq TA  MAX \end{array}$	
VDD — Operating Supply	/ Voltage <sup>(1)</sup>	
PIC18I F24/25K40		
	aaa < 16 MU=)	1 9 /
VDDMIN (F	$OSC \leq 10 \text{ MHZ}$	
VDDMIN (F	$\operatorname{osc} \leq 32 \; \operatorname{MHz}$ )	+2.5V
VDDMIN (F	$osc \le 64 \text{ MHz}$ )	+3.0V
VDDMAX		
PIC18F24/25K40		
VDDMIN (F	$\operatorname{osc} \leq 16 \text{ MHz}$ )	+2.3V
VDDMIN (F	$osc \leq 32 \text{ MHz}$ )	
VDDMIN (F	osc ≤ 64 MHz)	+3.0V
VDDMAX		
TA — Operating Ambient	t Temperature Range	
Industrial Temperat	ure	
TA_MIN		-40°C
Та мах		
Extended Temperat	ture	
TA MIN		-40°C
		+125°C
Note 1: See Paramete	r Supply Voltage, DS Characteristics: Supply Voltage.	