



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1516-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 3-4: PIC16(L)F1518/9 MEMORY MAP

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	Core Registers (Table 3-2)	080h	Core Registers (Table 3-2)	100h	Core Registers (Table 3-2)	180h	Core Registers (Table 3-2)	200h	Core Registers (Table 3-2)	280h	Core Registers (Table 3-2)	300h	Core Registers (Table 3-2)	380h	Core Registers (Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	_	28Ch		30Ch	—	38Ch	
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh		30Dh	—	38Dh	
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	ANSELC	20Eh	_	28Eh	_	30Eh	_	38Eh	_
00Fh	PORTD ⁽¹⁾	08Fh	TRISD ⁽¹⁾	10Fh	LATD ⁽¹⁾	18Fh	ANSELD ⁽¹⁾	20Fh	—	28Fh	—	30Fh	—	38Fh	—
010h	PORTE	090h	TRISE	110h	LATE ⁽¹⁾	190h	ANSELE ⁽¹⁾	210h	WPUE	290h	_	310h	—	390h	_
011h	PIR1	091h	PIE1	111h	—	191h	PMADRL	211h	SSPBUF	291h	CCPR1L	311h	—	391h	—
012h	PIR2	092h	PIE2	112h	—	192h	PMADRH	212h	SSPADD	292h	CCPR1H	312h	—	392h	_
013h	_	093h	—	113h	—	193h	PMDATL	213h	SSPMSK	293h	CCP1CON	313h	_	393h	_
014h	_	094h	_	114h	_	194h	PMDATH	214h	SSPSTAT	294h	—	314h	—	394h	IOCBP
015h	TMR0	095h	OPTION_REG	115h	—	195h	PMCON1	215h	SSPCON1	295h	—	315h	—	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	PMCON2	216h	SSPCON2	296h	—	316h	—	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	VREGCON ⁽²⁾	217h	SSPCON3	297h	_	317h	—	397h	_
018h	T1CON	098h	—	118h	—	198h	—	218h	—	298h	CCPR2L	318h	—	398h	—
019h	T1GCON	099h	OSCCON	119h	—	199h	RCREG	219h	—	299h	CCPR2H	319h	—	399h	_
01Ah	TMR2	09Ah	OSCSTAT	11Ah	_	19Ah	TXREG	21Ah	_	29Ah	CCP2CON	31Ah	—	39Ah	—
01Bh	PR2	09Bh	ADRESL	11Bh	—	19Bh	SPBRG	21Bh	—	29Bh	—	31Bh	—	39Bh	_
01Ch	T2CON	09Ch	ADRESH	11Ch	—	19Ch	SPBRGH	21Ch	—	29Ch	—	31Ch	—	39Ch	—
01Dh	_	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh	—	29Dh	—	31Dh	—	39Dh	—
01Eh	—	09Eh	ADCON1	11Eh	_	19Eh	TXSTA	21Eh	—	29Eh		31Eh	—	39Eh	
01Fh	—	09Fh	—	11Fh	—	19Fh	BAUDCON	21Fh	—	29Fh	—	31Fh	—	39Fh	—
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
	General Purpose Register 80 Bytes														
06Fh		0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h	Common RAM	0F0h	Accesses 70h – 7Fh	170h	Accesses 70h – 7Fh	1F0h	Accesses 70h – 7Fh	270h	Accesses 70h – 7Fh	2F0h	Accesses 70h – 7Fh	370h	Accesses 70h – 7Fh	3F0h	Accesses 70h – 7Fh
0/60		ULLU		1/50		1666		2150		ZEEN		SIFN		SEEN	

 Legend:
 = Unimplemented data memory locations, read as '0'.

 Note
 1:
 DSTEMP only.

 2:
 PIC16F1518/9 only.

Addr Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Walke on Valke on Valk												
Bark 2 10Ch LATA PORTA Data Latch xxxxx xxxxx xxxxx xxxxx Latter 10Ch LATE PORTA Data Latch xxxx xxxxx Latter xxxx xxxxx Lutter <th colspan="2</th> <th>Addr</th> <th>Name</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th>Bit 1</th> <th>Bit 0</th> <th>Value on POR, BOR</th> <th>Value on all other Resets</th>	Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
10Ch LATA PORTA Data Latch xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Ban	k 2										
100h LATE PORTB Data Latch xxxxx xxxxxx xuuu uuu 106h LATC PORTC Data Latch xxxxx xuuu uuu 107h LATE ⁽²⁾ - - - - - - xxxxx xuuu uuu 110h LATE ⁽²⁾ - -<	10Ch	LATA	PORTA Dat	ta Latch							xxxx xxxx	uuuu uuuu
10En 10En 1ATD (a 1ATD (a) 10E1 LATD (a)0 0 10E1 LATD (a) 10E1 LATD (a)0 10E1 LATD (a) 10E1 LATD (a)0 10E1 LATD (a) 10E1 LATD (a) 10E1 LATD (a)0 10E1 LATD (a) 10E1 LATD (a) 10E1 LATD (a)0 10E1 LATD (a) 10E1	10Dh	LATB	PORTB Da	ta Latch							xxxx xxxx	uuuu uuuu
10FnLATD(P)PORTD D=L LathVINCEVIN	10Eh	LATC	PORTC Da	ta Latch							xxxx xxxx	uuuu uuuu
1100 LATE(?) - - - LATE2 LATE1 LATE0	10Fh	LATD ⁽²⁾	PORTD Da	ta Latch							xxxx xxxx	uuuu uuuu
111h 115h Unimplemente BORCD BORRD BORFS BORCD BORRD 10 0 <	110h	LATE ⁽²⁾	—	—	—	—	_	LATE2	LATE1	LATE0	xxx	uuu
116h BORCON SBOREN BORFS — — — — — BORRDV 10 Que Que 117h FVRCON FVREN FVREN TSEN TSEN TSEN G — — ADFVR-1:0> 0q0 0 -00 0q0 0 00 0q	111h to 115h	_	Unimpleme	Inimplemented							—	_
117h FVRCON FVRRD FVRRDY TSRNG	116h	BORCON	SBOREN	BORFS	_	_	—	_	—	BORRDY	10q	uuu
118b 110b - Unimplemented - 11111 1111 1111 <	117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—	_	ADFVI	R<1:0>	0q0000	0q0000
11Dh APFCON — — — — SSEL CCP3EL 00 00 11Fh — Unimplementet Unimplementet — …	118h to 11Ch	_	Unimpleme	nimplemented						_	_	
11Eh	11Dh	APFCON	—	—	—	—	—	_	SSSEL	CCP2SEL	00	00
11Fh	11Eh	_	Unimpleme	nimplemented							_	—
Bank J 18Ch ANSELA — — ANSA3 ANSA2 ANSA1 ANSA0 1 1111 1 1111 18Dh ANSELB — — ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 ANSB0 1 1111 1 1111 18Eh ANSELD ANSC7 ANSC6 ANSC5 ANSC4 ANSC3 ANSC2 — — 1111	11Fh	_	Unimpleme	nimplemented							—	—
18ch ANSELA — ANSA5 — ANSA3 ANSA2 ANSA1 ANSA0 1 1111 1 1111 18bh ANSELB — — ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 ANSB0 1 1111 1 1111 -1 1111 -1 1111 1	Ban	k 3										
18Dh ANSELB — ANSB5 ANSB4 ANSB3 ANSB2 ANSB1 ANSB0 11 1111 11 1111 18Eh ANSELC ANSC7 ANSC6 ANSC5 ANSC4 ANSC3 ANSC2 — — 11111 11111 11111 11111<	18Ch	ANSELA	-	—	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	1- 1111	1- 1111
18Eh ANSELC ANSC7 ANSC6 ANSC5 ANSC4 ANSC3 ANSC2 — — 1111	18Dh	ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	11 1111	11 1111
18Fh ANSELD ⁽²⁾ ANSD7 ANSD6 ANSD5 ANSD4 ANSD3 ANSD2 ANSD1 ANSD0 1111	18Eh	ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	—	1111 11	1111 11
190h ANSELE ⁽²⁾ — — — — ANSE2 ANSE1 ANSE0 -111 -111 191h PMADRL Program M=mory Address Register Low Byte 0000	18Fh	ANSELD ⁽²⁾	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	1111 1111	1111 1111
191h PMADRL Program Memory Address Register Low Byte 0000 0000 0000 0000 192h PMADRH (3) Program Memory Address Register High Byte 1000 0000 1000 0000 1000 0000 193h PMDATL Program Memory Data Register Low Byte xxxx xxxx uuuu uuu 194h PMOATH — Program Memory Data Register High Byte xx xxxx uu uuu 195h PMCON1 (3) CFGS LWLO FREE WRERR WREN WR D 1000 0000 1000 q000 196h PMCON1 (3) CFGS LWLO FREE WRERR WREN WR D 1000 000 1000 q000 1000 q000 196h PMCON2 Program Memory control register 2 0000 0000	190h	ANSELE ⁽²⁾	—	—	—	—	—	ANSE2	ANSE1	ANSE0	111	111
192h PMADRH (3) Program Memory Address Register High Byte 1000 0000 1000 0000 1000 0000 1000 0000	191h	PMADRL	Program M	emory Addre	ess Register	Low Byte					0000 0000	0000 0000
193h PMDATL Program Memory Data Register Low Byte xxxx xxxx uuuu uuuu 194h PMDATH — — Program Memory Data Register High Byte xx xxxx uu uuuu 195h PMCON1 (3) CFGS LWLO FREE WRER WREN WR RD 1000 x000 1000 q000 q000 196h PMCON2 Program Memory contracterister 2	192h	PMADRH	_(3)	Program M	emory Addre	ess Register H	High Byte				1000 0000	1000 0000
194h PMDATH — Program Memory Data Register High Byte	193h	PMDATL	Program M	emory Data	Register Lov	v Byte					xxxx xxxx	uuuu uuuu
195h PMCON1 (3) CFGS LWLO FREE WRERR WREN WR RD 1000 x000 1000 q000 196h PMCON2 Program M=mory control register 2 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 197h VREGCON ⁽¹⁾ <td>194h</td> <td>PMDATH</td> <td>—</td> <td>_</td> <td>Program M</td> <td>emory Data F</td> <td>Register High</td> <td>Byte</td> <td></td> <td></td> <td>xx xxxx</td> <td>uu uuuu</td>	194h	PMDATH	—	_	Program M	emory Data F	Register High	Byte			xx xxxx	uu uuuu
196h PMCON2 Program Memory control register 2 0000 0000 0000 0000 0000 0000 197h VREGCON ⁽¹⁾ — — — — VREGPM Reserved 01 01 198h — Unimplemented — — — — — — — — 199h RCREG USART Receive Data Register 0000 0000 0000	195h	PMCON1	_(3)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	1000 x000	1000 q000
197h VREGCON ⁽¹⁾ — — — — — VREGPM Reserved 01 01 198h — Unimplemented	196h	PMCON2	Program M	emory contro	ol register 2						0000 0000	0000 0000
198h Unimplemented 199h RCREG USART Receive Data Register 0000 000 0000 0000	197h	VREGCON ⁽¹⁾	_	_	_	_	—	_	VREGPM	Reserved	01	01
199h RCREG USART Receive Data Register 0000 0000 0000 0000 0000 0000 19Ah TXREG USART Transmit Data Register 0000 0000 0000 0000 0000 0000 0000 0000 19Bh SPBRG SPBRG BRG<7:0> 0000 0000 <	198h	—	Unimpleme	nted							_	_
19Ah TXREG USART Transmit Data Register 0000	199h	RCREG	USART Re	ceive Data F	Register						0000 0000	0000 0000
19Bh SPBRG BRG 0000 0000 0000 0000 0000 19Ch SPBRGH BRG BRG BRG 0000 0000 0000 0000 0000 0000 <td>19Ah</td> <td>TXREG</td> <td>USART Tra</td> <td>insmit Data I</td> <td>Register</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000 0000</td> <td>0000 0000</td>	19Ah	TXREG	USART Tra	insmit Data I	Register						0000 0000	0000 0000
19Ch SPBRGH BRG<15:8> 0000	19Bh	SPBRG				BRG<	<7:0>				0000 0000	0000 0000
19Dh RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 0000 <t< td=""><td>19Ch</td><td>SPBRGH</td><td></td><td>-</td><td>-</td><td>BRG<</td><td>15:8></td><td></td><td></td><td></td><td>0000 0000</td><td>0000 0000</td></t<>	19Ch	SPBRGH		-	-	BRG<	15:8>				0000 0000	0000 0000
19Eh TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 0000 0010 0000 0010 19Fh BAUDCON ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN 01-0 0-00 01-0 0-00 01-0 0-00	19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19Fh BAUDCON ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN 01-0 0-00 01-0 0-00	19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
	19Fh	BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	01-0 0-00	01-0 0-00

TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend: Note

PIC16F1516/7/8/9 only. 1:

PIC16(L)F1517/9 only. Unimplemented, read as '1'. 2: 3:

IGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
1991111711117	LFINTOSC (FSCM and WOY disabled)
HFINTOSC	Outilities fables ⁽¹⁾ Sciences Rome
LFINTOSC	
IRCF <3:0>	$\neq 0 \qquad $
System Clock	
883876280	LEWYCLSC (EXcher FISCA) or WOY emaking)
HFINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LENTOSO I	NEENTORC LEWERGOC turns of univer VIET or ENORS is enabled
X.0. 22 X X X X X X X X X	Contention Delay ⁽³⁾ Service Serve
NFREEOSC	
8708 ×3798	
System Clock	
Note 11 Sec	a lable 5-3 for more edormation.

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.

FIGURE 7-1: INTERRUPT LOGIC



R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>			_	ADPRE	F<1:0>
bit 7	·						bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
u = Bit is ur	changed	x = Bit is unkr	iown	-n/n = Value	at POR and BC	R/Value at all	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7	ADFM: ADC 1 = Right just loaded. 0 = Left just loaded.	Result Format stified. Six Most ified. Six Least	Select bit Significant bi Significant bit	its of ADRESH ts of ADRESL	are set to '0' w are set to '0' w	when the conve when the conve	ersion result is ersion result is
bit 6-4	ADCS<2:0> 000 = Fosc 001 = Fosc 010 = Fosc 011 = Frc(100 = Fosc 101 = Fosc 101 = Fosc 110 = Fosc 111 = Frc(: ADC Conversi /2 /32 clock supplied f /4 /16 /64 clock supplied f	on Clock Sele rom a dedicat rom a dedicat	ed FRC oscilla ed FRC oscilla	tor) tor)		
bit 3-2	Unimpleme	nted: Read as '	כ'				
bit 1-0	ADPREF<1: 00 = VREF is 01 = Reserv 10 = VREF is 11 = VREF is	0>: ADC Positives connected to Ved connected to e connected to e	ve Voltage Ret VDD xternal VREF+ hternal Fixed V	ference Config - pin ⁽¹⁾ Voltage Refere	uration bits nce (FVR) mod	ule ⁽¹⁾	
Note 1: \	Nhen selecting th ninimum voltage	ne FVR or the V specification ex	_{REF} + pin as th ists. See Sec	ne source of the tion 25.0 "Electronic states and the source of the sour	e positive refere ctrical Specific	ence, be aware ations" for de	that a tails.

REGISTER 16-2: ADCON1: ADC CONTROL REGISTER 1

18.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · 32 kHz secondary oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP)
- Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt
- Figure 18-1 is a block diagram of the Timer1 module.



FIGURE 18-1: TIMER1 BLOCK DIAGRAM

18.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 18-1 displays the Timer1 enable selections.

TABLE 18-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

18.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 18-2 displays the clock source selections.

18.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous source may be used:

 Asynchronous event on the T1G pin to Timer1 gate

18.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. This external clock source can be synchronized to the microcontroller system clock and run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the secondary oscillator circuit.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - Timer1 enabled after POR
 - Write to TMR1H or TMR1L
 - Timer1 is disabled
 - Timer1 is disabled (TMR1ON =0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 10-2: CLOCK SOURCE SELECTIONS	TABLE 18-2:	CLOCK SOURCE SELECTIONS
-------------------------------------	-------------	-------------------------

TMR1CS1	TMR1CS0	T1OSCEN	Clock Source
1	1	х	LFINTOSC
1	0	1	Secondary Oscillator Circuit on SOSCI/SOSCO Pins
1	0	0	External Clocking on T1CKI Pin
0	1	x	System Clock (FOSC)
0	0	x	Instruction Clock (Fosc/4)

19.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2, respectively
- Optional use as the shift clock for the MSSP modules

See Figure 19-1 for a block diagram of Timer2.





21.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 21-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register and the CKE bit of the SSPSTAT register. This then, would give waveforms for SPI communication as shown in Figure 21-6, Figure 21-8, Figure 21-9 and Figure 21-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- · Timer2 output/2
- Fosc/(4 * (SSPADD + 1))

Figure 21-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

Write to SSPBUF SCK (CKP = 0 $\dot{C}KE = 0$) SCK (CKP = 1 $\dot{C}KE = 0$) 4 Clock Modes SCK (CKP = 0 CKE = 1) SCK (CKP = 1 CKE = 1) bit 6 bit 2 SDO bit 7 bit 5 bit 4 bit 3 bit 1 bit 0 (CKE = 0) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 SDO (CKE = 1) SDI (SMP = 0)bit 7 bit 0 Input Sample (SMP = 0)SDI (SMP = 1) bit 7 hi 0 Input Sample (SMP = 1)1 SSPIF SSPSR to SSPBUF

FIGURE 21-6: SPI MODE WAVEFORM (MASTER MODE)



© 2010-2016 Microchip Technology Inc.





FIGURE 21-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		R/W-0/0		R/W-0/0		R/W-0/0
ACKTIN	1 PCIE	SCIE	BOEN	SDAHT		SBCDE		AHEN		DHEN
bit 7										bit 0
Legend:										
R = Reada	ble bit	W = Writable	bit	U = Unimple	emer	nted bit, rea	ad as	s 'O'		
u = Bit is u	nchanged	x = Bit is unkr	nown	-n/n = Value	e at P	OR and B	OR/	Value at all o	othe	er Resets
'1' = Bit is :	set	'0' = Bit is clea	ared							
bit 7	ACKTIM: Ack 1 = Indicates 0 = Not an Ac	knowledge Time the I ² C bus is i knowledge sec	e Status bit (l ² n an Acknowl quence, cleare	C mode only edge sequen ed on 9 ^{⊤H} risir) (3) ce, s ng ed	et on 8 [™] fa lge of SCL	alling cloc	g edge of So	CL c	clock
bit 6	PCIE: Stop C	ondition Interru	pt Enable bit	(I ² C mode on	ly)					
	1 = Enable in 0 = Stop dete	terrupt on detection interrupts	ction of Stop o are disabled	condition 2)						
bit 5	SCIE: Start C	ondition Interru	pt Enable bit	(I ² C mode on	ly)					
	1 = Enable in 0 = Start dete	terrupt on dete ection interrupts	ction of Start of are disabled	or Restart cor 2)	nditio	ns				
bit 4	BOEN: Buffer	r Overwrite Ena	able bit							
	In SPI Slave 1 = SSPI 0 = If ne SSPO In I2C Master This bit is In I2C Slave r $1 = SSPEof the0 = SSPI$	mode: ⁽¹⁷⁾ BUF updates e w byte is recei CON1 register i <u>mode and SPI</u> ignored. node: BUF is updated SSPOV bit on BUF is only upd	very time that ved with BF t is set, and the <u>Master mode</u> and ACK is ge ly if the BF bi dated when S	a new data b bit of the SSF buffer is not <u>:</u> enerated for a t = 0. SPOV is clea	yte is STA upda rece	s shifted in T register ated eived addre	igno alrea ss/d	oring the BF ady set, SS ata byte, igr	[:] bit PO	V bit of the
bit 3	SDAHT: SDA	Hold Time Sel	ection bit (I ² C	mode only)						
	1 = Minimum 0 = Minimum	of 300 ns hold of 100 ns hold	time on SDA time on SDA	after the fallir after the fallir	ng ed ng ed	lge of SCL lge of SCL				
bit 2	SBCDE: Slav	e Mode Bus C	ollision Detect	Enable bit (l	² C S	lave mode	only	/)		
	If on the rising bit of the PIR:	edge of SCL, \$ 2 register is set	SDA is sample , and bus goe	ed low when thes idle	ne m	odule is out	tputt	ing a high s	tate	, the BCLIF
	1 = Enable sl 0 = Slave bus	ave bus collisic s collision interr	on interrupts upts are disat	bled						
bit 1	AHEN: Addre	ess Hold Enable	e bit (I ² C Slav	e mode only)						
	1 = Following CON1 re 0 = Address h	the 8th falling gister will be cl nolding is disab	edge of SCL eared and the led	for a matchin SCL will be l	g rec held	ceived addr low.	ress	byte; CKP	bit c	of the SSP-
bit 0	DHEN: Data	Hold Enable bit	: (I ² C Slave m	ode only)						
	1 = Following of the SS 0 = Data hold	the 8th falling PCON1 registe ing is disabled	edge of SCL t er and SCL is	for a received held low.	l data	a byte; slav	e ha	ardware clea	ars t	he CKP bit
Note 1:	For daisy-chained when a new byte is	SPI operation; s received and	allows the use BF = 1, but ha	er to ignore all ardware contir	l but nues	the last rec to write the	eive mc	ed byte. SSF ost recent by	יOV ∕te t	′ is still set o SSPBUF.

REGISTER 21-6: SSPCON3: SSP CONTROL REGISTER 3

2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.

3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

22.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a VoL Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 22-4 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the 9th data bit.

22.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 22-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

22.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note 1: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

22.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

22.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit Idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true Idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See **Section 22.5.1.2 "Clock Polarity"**.

22.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.







TABLE 22-5:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	232		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	75		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	77		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	231		
SPBRGL	BRG<7:0>										
SPBRGH				BRG<	15:8>				233*		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	114		
TXREG			EUS	SART Transn	nit Data Regi	ster			222*		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	230		

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.



FIGURE 25-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)



































Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15