

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 36 |
| Program Memory Size | 14KB (8K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 28x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 40-UFQFN Exposed Pad |
| Supplier Device Package | 40-UQFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1517-e-mv |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





3.3.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and \overline{PD} bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

3.4 **Register Definitions: Status**

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 24.0 "Instruction Set Summary").

Note 1: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

REGISTER 3-1: STATUS: STATUS REGISTER

| | • • • • • • • | | | | | | |
|-------|---------------|-----|-------|-------|---------|-------------------|------------------|
| U-0 | U-0 | U-0 | R-1/q | R-1/q | R/W-0/u | R/W-0/u | R/W-0/u |
| — | _ | _ | TO | PD | Z | DC ⁽¹⁾ | C ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | q = Value depends on condition |

| bit 7-5 | Unimplemented: Read as '0' | | | | | |
|---------|---|--|--|--|--|--|
| bit 4 | TO: Time-out bit | | | | | |
| | 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred | | | | | |
| bit 3 | PD: Power-down bit | | | | | |
| | 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction | | | | | |
| bit 2 | Z: Zero bit | | | | | |
| | 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero | | | | | |
| bit 1 | DC: Digit Carry/Digit Borrow bit ⁽¹⁾ | | | | | |
| | 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result | | | | | |
| bit 0 | C: Carry/Borrow bit ⁽¹⁾ | | | | | |
| | 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred | | | | | |
| Note 1: | For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement | | | | | |

nt of the second operand.

6.13 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON register bits are shown in Register 6-2.

6.14 Register Definitions: Power Control

REGISTER 6-2: PCON: POWER CONTROL REGISTER

| R/W/HS-0/q | R/W/HS-0/q | U-0 | R/W/HC-1/q | R/W/HC-1/q | R/W/HC-1/q | R/W/HC-q/u | R/W/HC-q/u |
|------------|------------|-----|------------|------------|------------|------------|------------|
| STKOVF | STKUNF | — | RWDT | RMCLR | RI | POR | BOR |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | | |
|---------------------------------|----------------------|---|--|--|--|--|
| HC = Bit is cleared by hardware | e | HS = Bit is set by hardware | | | | |
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| u = Bit is unchanged | x = Bit is unknown | -m/n = Value at POR and BOR/Value at all other Resets | | | | |
| '1' = Bit is set | '0' = Bit is cleared | q = Value depends on condition | | | | |

| bit 7 | STKOVF: Stack Overflow Flag bit 1 = A Stack Overflow occurred 0 = A Stack Overflow has not occurred or cleared by firmware |
|-------|--|
| bit 6 | STKUNF: Stack Underflow Flag bit 1 = A Stack Underflow occurred 0 = A Stack Underflow has not occurred or cleared by firmware |
| bit 5 | Unimplemented: Read as '0' |
| bit 4 | RWDT: Watchdog Timer Reset Flag bit 1 = A Watchdog Timer Reset has not occurred or set to '1' by firmware 0 = A Watchdog Timer Reset has occurred (cleared by hardware) |
| bit 3 | RMCLR: MCLR Reset Flag bit 1 = A MCLR Reset has not occurred or set to '1' by firmware 0 = A MCLR Reset has occurred (cleared by hardware) |
| bit 2 | RI: RESET Instruction Flag bit 1 = A RESET instruction has not been executed or set to '1' by firmware 0 = A RESET instruction has been executed (cleared by hardware) |
| bit 1 | POR : Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) |
| bit 0 | BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs) |
| | |

| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
|---|---|------------------|----------------------------------|-----------------------|------------------|------------------|-------------|
| TMR1GIE | ADIE | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE |
| bit 7 | · | • | • | • | | • | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | bit | W = Writable | bit | U = Unimple | mented bit, read | l as '0' | |
| u = Bit is unch | anged | x = Bit is unkr | nown | -n/n = Value | at POR and BO | R/Value at all o | ther Resets |
| '1' = Bit is set | | '0' = Bit is cle | ared | | | | |
| | | | | | | | |
| bit 7 | TMR1GIE: Til | mer1 Gate Inte | rrupt Enable I | Dit | | | |
| | ⊥ = Enables t 0 = Disables t | the Timer1 Gat | e Acquisition i e Acquisition | nterrupt interrupt | | | |
| bit 6 | ADIE: Analog | -to-Digital Con | verter (ADC) | Interrupt Enab | le bit | | |
| | 1 = Enables t | he ADC interru | pt | · | | | |
| | 0 = Disables | the ADC interru | upt | | | | |
| bit 5 | RCIE: USAR | T Receive Inter | rupt Enable b | it | | | |
| | 1 = Enables t | he USART rec | eive interrupt | | | | |
| 1.11.4 | | | eive interrupt | •• | | | |
| DIT 4 | IXIE: USARI | | rupt Enable b | lt | | | |
| | 0 = Disables t | the USART tran | nsmit interrupt | t | | | |
| bit 3 | SSPIE: Synch | nronous Serial | Port (MSSP) | Interrupt Enab | le bit | | |
| | 1 = Enables t | he MSSP inter | rupt | - | | | |
| | 0 = Disables | the MSSP inte | rupt | | | | |
| bit 2 | CCP1IE: CCF | P1 Interrupt En | able bit | | | | |
| | 1 = Enables t | he CCP1 inter | rupt | | | | |
| hit 1 | | | ιuμι sh Interrunt ⊑i | nahla hit | | | |
| | 1 = Fnables t | he Timer2 to P | R2 match inte | | | | |
| | 0 = Disables t | the Timer2 to F | R2 match inte | errupt | | | |
| bit 0 | TMR1IE: Time | er1 Overflow Ir | nterrupt Enabl | e bit | | | |
| 1 = Enables the Timer1 overflow interrupt | | | | | | | |
| | 0 = Disables | the Timer1 ove | rflow interrupt | : | | | |
| | | | | | | | |
| Note: Bit | PEIE of the IN | TCON register | must be | | | | |
| set | to enable any p | peripheral inter | rupt. | | | | |

REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

11.2.4 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the address in PMADRH:PMADRL of the row to be programmed.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-5 (row writes to program memory with 32 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper ten bits of PMADRH:PMADRL, (PMADRH<6:0>:PMADRL<7:5>) with the lower five bits of PMADRL, (PMADRL<7:0>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the PMDATH:PMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.

- Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.
- 1. Set the WREN bit of the PMCON1 register.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the PMADRH:PMADRL register pair with the address of the location to be written.
- 5. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 11.2.2 "Flash Memory Unlock Sequence"). The write latch is now loaded.
- 7. Increment the PMADRH:PMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- 11. Execute the unlock sequence (Section 11.2.2 "Flash Memory Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
 - **Note:** The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 11-3. The initial address is loaded into the PMADRH:PMADRL register pair; the data is loaded using indirect addressing.

12.4 PORTC Registers

12.4.1 DATA REGISTER

PORTC is a 8-bit wide bidirectional port. The corresponding data direction register is TRISC (Register 12-12). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 12-11) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

12.4.2 DIRECTION CONTROL

The TRISC register (Register 12-12) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

12.4.3 ANALOG CONTROL

The ANSELC register (Register 12-14) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

| Note: | The ANSELC bits default to the Analog | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|
| | mode after Reset. To use any pins as | | | | | | | | |
| | digital general purpose or peripheral | | | | | | | | |
| | inputs, the corresponding ANSEL bits | | | | | | | | |
| | must be initialized to '0' by user software. | | | | | | | | |

12.4.4 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-7.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

| Pin Name | Function Priority ⁽¹⁾ |
|----------|----------------------------------|
| RC0 | SOSCO RC0 |
| RC1 | SOSCI CCP2 RC1 |
| RC2 | CCP1 RC2 |
| RC3 | SCL SCK RC3 ⁽²⁾ |
| RC4 | SDA RC4 ⁽²⁾ |
| RC5 | SDO RC5 |
| RC6 | CK TX RC6 |
| RC7 | DT RC7 |

TABLE 12-7: PORTC OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

2: RC3 and RC4 read the I^2C ST input when I^2C mode is enabled.

15.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note *AN1333*, *Use and Calibration of the Internal Temperature Indicator* (DS01333) for more details regarding the calibration process.

15.1 Circuit Operation

Figure 15-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 15-1 describes the output characteristics of the temperature indicator.

EQUATION 15-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT

The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 15-1: TEMPERATURE CIRCUIT DIAGRAM



15.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 15-1 shows the recommended minimum $\mathsf{V}\mathsf{D}\mathsf{D}$ vs. range setting.

TABLE 15-1: RECOMMENDED VDD VS. RANGE

| Min. VDD, TSRNG = 1 | Min. VDD, TSRNG = 0 | | | |
|---------------------|---------------------|--|--|--|
| 3.6V | 1.8V | | | |

15.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 16.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

| | | | | • | | | | | |
|---|---------|---------|---|----------|---------|---------|---------|--|--|
| R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | | |
| — | — | — | — | — | — | ADRE | S<9:8> | | |
| bit 7 | | | | | bit 0 | | | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bit W = Writable bit U = Unimplemented bit | | | nented bit, read | d as '0' | | | | | |
| u = Bit is unchanged x = Bit is unknown | | | -n/n = Value at POR and BOR/Value at all other Resets | | | | | | |

REGISTER 16-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

bit 7-2 **Reserved**: Do not use.

'1' = Bit is set

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 16-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

'0' = Bit is cleared

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | ADRES | 6<7:0> | | | |
| bit 7 | | | | | | | bit 0 |

| Legend: | | |
|----------------------|----------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| u = Bit is unchanged | x = Bit is unknown | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set | '0' = Bit is cleared | |

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

21.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 21-16 displays a module using both address and data holding. Figure 21-17 includes the operation with the SEN bit of the SSPCON2 register set.

- 1. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPIF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSPIF.
- Slave can look at the ACKTIM bit of the SSP-CON3 register to <u>determine</u> if the SSPIF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPIF is set after an \overline{ACK} , not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPIF.

Note: SSPIF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSPIF not set

- 11. SSPIF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.

21.6.7 I²C MASTER MODE RECEPTION

Master mode reception (Figure 21-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSPCON2 register.

| Note: | The MSSP module must be in an Idle |
|-------|---|
| | state before the RCEN bit is set or the |
| | RCEN bit will be disregarded. |

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the 8th clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPCON2 register.

21.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

21.6.7.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

21.6.7.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

21.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. User writes SSPBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all 8 bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 7. The MSSP module generates an interrupt at the end of the 9th clock cycle by setting the SSPIF bit.
- 8. User sets the RCEN bit of the SSPCON2 register and the master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCL, SSPIF and BF are set.
- 10. Master clears SSPIF and reads the received byte from SSPUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the slave and SSPIF is set.
- 13. User clears SSPIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.

| Mnemonic, | | Description | Cycles | | 14-Bit Opcode | | | Status | Notos |
|-----------|----------|-------------------------------|---------|-------|---------------|------|------|----------|-------|
| Орен | rands | Description | Cycles | MSb | | | LSb | Affected | NOLES |
| | NS | | | | | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C, DC, Z | 2 |
| ADDWFC | f, d | Add with Carry W and f | 1 | 11 | 1101 | dfff | ffff | C, DC, Z | 2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 2 |
| ASRF | f, d | Arithmetic Right Shift | 1 | 11 | 0111 | dfff | ffff | C, Z | 2 |
| LSLF | f, d | Logical Left Shift | 1 | 11 | 0101 | dfff | ffff | C, Z | 2 |
| LSRF | f, d | Logical Right Shift | 1 | 11 | 0110 | dfff | ffff | C, Z | 2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | _ | Clear W | 1 | 00 | 0001 | 0000 | 00xx | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 2 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 2 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | 1fff | ffff | | 2 |
| RLF | f. d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 2 |
| RRF | f. d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | c | 2 |
| SUBWF | f. d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C. DC. Z | 2 |
| SUBWFB | f. d | Subtract with Borrow W from f | 1 | 11 | 1011 | dfff | ffff | C. DC. Z | 2 |
| SWAPF | f. d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | -,, - | 2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 2 |
| | | BYTE-ORIENTED SKIP O | PERATIO | ONS | | | | L | |
| DECESZ | f. d | Decrement f. Skip if 0 | 1(2) | 0.0 | 1011 | dfff | ffff | | 1.2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1, 2 |
| | | BIT-ORIENTED FILE REGIST | ER OPER | ATION | IS | | | | |
| BCE | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 2 |
| - | | | PERATIO | NS | | | | | |
| BTESC | fb | Bit Tost f. Skin if Close | 1 (2) | 01 | 10bb | bfff | fff | | 1.2 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 1, 2 |
| LITERAL | OPERATIO | NS | | 1 | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 1110 | kkkk | kkkk | C, DC, Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLB | k | Move literal to BSR | 1 | 00 | 0000 | 001k | kkkk | | |
| MOVLP | k | Move literal to PCLATH | 1 | 11 | 0001 | 1kkk | kkkk | | |
| MOVLW | k | Move literal to W | 1 | 11 | 0000 | kkkk | kkkk | | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 1100 | kkkk | kkkk | C, DC, Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z | |

TABLE 24-3: INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

| 25.4 DC Characteristics: Supply Current (IDE | istics: Supply Current (IDD) |
|--|------------------------------|
|--|------------------------------|

| PIC16LF1516/7/8/9 | | | Standard Operating | d Operati g tempera | ng Condi ature | tions (un -40°C ≤ T/ -40°C ≤ T/ | less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended | | |
|-------------------|-------------------------------------|-------|-----------------------|--|-------------------|---------------------------------------|---|--|--|
| PIC16F1516/7/8/9 | | | Standard Operating | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | |
| Param | Device | Min. | Typt | Max. | Units | | Conditions | | |
| NO. | Characteristics | | | | | Vdd | Note | | |
| | Supply Current (IDD) ^{(1,} | 2, 3) | | - | - | _ | - | | |
| D010 | | — | 8.0 | 14 | μA | 1.8 | Fosc = 32 kHz | | |
| | | — | 12.0 | 31 | μA | 3.0 | LP Oscillator -40°C \leq TA \leq +85°C | | |
| D010 | | — | 11 | 28 | μA | 2.3 | Fosc = 32 kHz | | |
| | | | 13 | 38 | μA | 3.0 | LP Oscillator $-40^{\circ}C < T_{A} < +85^{\circ}C$ | | |
| | | — | 14 | 45 | μA | 5.0 | | | |
| D011 | | — | 60 | 95 | μA | 1.8 | Fosc = 1 MHz | | |
| | | — | 110 | 180 | μA | 3.0 | XT Oscillator | | |
| D011 | | _ | 92 | 170 | μA | 2.3 | Fosc = 1 MHz | | |
| | | _ | 140 | 230 | μΑ | 3.0 | XT Oscillator | | |
| | | — | 170 | 350 | μA | 5.0 | | | |
| D012 | | _ | 150 | 240 | μA | 1.8 | Fosc = 4 MHz | | |
| | | — | 260 | 430 | μΑ | 3.0 | X1 Oscillator | | |
| D012 | | _ | 190 | 450 | μΑ | 2.3 | Fosc = 4 MHz | | |
| | | | 310 | 500 | μA | 3.0 | | | |
| | | | 370 | 650 | μΑ | 5.0 | | | |
| D013 | | _ | 25 | 31 | μA | 1.8 | Fosc = 500 kHz | | |
| | | — | 35 | 50 | μA | 3.0 | Low-Power mode | | |
| D013 | | — | 25 | 40 | μA | 2.3 | Fosc = 500 kHz | | |
| | | | 35 | 55 | μΑ | 3.0 | LC Oscillator | | |
| | | — | 40 | 60 | μA | 5.0 | | | |
| D014 | | _ | 120 | 210 | μA | 1.8 | Fosc = 4 MHz | | |
| | | — | 210 | 380 | μA | 3.0 | A Medium-Power mode | | |
| D014 | | _ | 160 | 250 | μA | 2.3 | Fosc = 4 MHz | | |
| | | _ | 260 | 380 | μA | 3.0 | EC Oscillator Medium-Power mode | | |
| | | _ | 330 | 480 | μΑ | 5.0 | | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 3: 0.1 µF capacitor on VCAP pin, PIC16F1516/7/8/9 only.
- 4: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.





FIGURE 26-10: IDD, EC OSCILLATOR, LOW-POWER MODE, FOSC = 500 kHz, PIC16F1516/7/8/9 ONLY











FIGURE 26-56: LOW-POWER BROWN-OUT RESET HYSTERESIS, LPBOR = 0



27.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

27.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | MILLIMETERS | | | | |
|--------------------------|----------|-------------|----------|-------|--|--|
| Dimensior | n Limits | MIN | NOM | MAX | | |
| Number of Pins | | 28 | | | | |
| Pitch | е | 0.65 BSC | | | | |
| Overall Height | Α | - | - | 2.00 | | |
| Molded Package Thickness | A2 | 1.65 | 1.75 | 1.85 | | |
| Standoff | A1 | 0.05 | - | - | | |
| Overall Width | Е | 7.40 | 7.80 | 8.20 | | |
| Molded Package Width | E1 | 5.00 | 5.30 | 5.60 | | |
| Overall Length | D | 9.90 | 10.20 | 10.50 | | |
| Foot Length | L | 0.55 | 0.75 | 0.95 | | |
| Footprint | L1 | | 1.25 REF | | | |
| Lead Thickness | с | 0.09 | - | 0.25 | | |
| Foot Angle | ¢ | 0° | 4° | 8° | | |
| Lead Width | b | 0.22 | _ | 0.38 | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | | | |
|------------------------|-------------|-----------|----------------|------|--|--|
| Dimension | Limits | MIN | NOM | MAX | | |
| Number of Pins | Z | 28 | | | | |
| Pitch | е | 0.40 BSC | | | | |
| Overall Height | A | 0.45 | 0.50 | 0.55 | | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | | |
| Contact Thickness | A3 | 0.127 REF | | | | |
| Overall Width | E | 4.00 BSC | | | | |
| Exposed Pad Width | E2 | 2.55 | 2.55 2.65 2.75 | | | |
| Overall Length | D | 4.00 BSC | | | | |
| Exposed Pad Length | D2 | 2.55 | 2.65 | 2.75 | | |
| Contact Width | b | 0.15 | 0.20 | 0.25 | | |
| Contact Length | L | 0.30 | 0.40 | 0.50 | | |
| Contact-to-Exposed Pad | K | 0.20 | - | - | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | M | LLIMETERS | | | | |
|-------------------------|--------|----------|-----------|------|--|--|--|
| Dimension | Limits | MIN | NOM | MAX | | | |
| Number of Pins | N | 28 | | | | | |
| Pitch | е | | 0.65 BSC | | | | |
| Overall Height | A | 0.80 | 0.90 | 1.00 | | | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | | | |
| Terminal Thickness | A3 | | 0.20 REF | | | | |
| Overall Width | E | | 6.00 BSC | | | | |
| Exposed Pad Width | E2 | 3.65 | 3.70 | 4.20 | | | |
| Overall Length | D | 6.00 BSC | | | | | |
| Exposed Pad Length | D2 | 3.65 | 3.70 | 4.20 | | | |
| Terminal Width | b | 0.23 | 0.30 | 0.35 | | | |
| Terminal Length | L | 0.50 | 0.55 | 0.70 | | | |
| Terminal-to-Exposed Pad | K | 0.20 | - | - | | | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0681-5