



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

Product Status	Obsolete
Number of LABs/CLBs	440
Number of Logic Elements/Cells	3520
Total RAM Bits	81920
Number of I/O	174
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	284-VFBGA, CSPBGA
Supplier Device Package	284-CSPBGA (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65p04f-tcb284i">https://www.e-xfl.com/product-detail/lattice-semiconductor/ice65p04f-tcb284i</a>

Table 4: Flip-flop Packing/Sharing within a PLB

Group	Active Clock Edge	Clock Enable	Set or Reset Control (Sync. or Async)
1	↑	None (always enabled)	None
2	↓		PLB set/reset control
3	↑		
4	↓		
5	↑	Selective (controlled by PLB clock enable)	None
6	↓		PLB set/reset control
7	↑		
8	↓		

For detailed flip-flop internal timing, see [Table 57](#).

## Carry Logic

The dedicated Carry Logic within each Logic Cell primarily accelerates and improves the efficiency of arithmetic logic such as adders, accumulators, subtracters, incrementers, decrementers, counters, ALUs, and comparators. The Carry Logic also supports wide combinational logic functions.

$$\text{COUT} = \text{I1} \bullet \text{I2} + \text{CIN} \bullet \text{I1} + \text{CIN} \bullet \text{I2} \quad [\text{Equation 1}]$$

Equation 1 and [Figure 4](#) describe the Carry Logic structure within a Logic Cell. The Carry Logic shares inputs with the associated Look-Up Table (LUT4). The LUT4's I1 and I2 inputs directly feed the Carry Logic; inputs I0 and I3 do not. A signal cascades between Logic Cells within the Programmable Logic Block. The carry input from the previous adjacent Logic Cell optionally provides an alternate input to the LUT4 function, supplanting the I3 input.

## Low-Power Disable

To save power and prevent unnecessary signal switching, the Carry Logic function within a Logic Cell is disabled if not used. The output of a Logic Cell's Carry Logic is forced High.

## PLB Carry Input and Carry Output Connections

As shown in [Figure 4](#), each Programmable Logic Block has a carry input signal that can be initialized High, Low, or come from the carry output signal from PLB immediately below.

Similarly, the Carry Logic output from the Programmable Logic Block connects to the PLB immediately above, which allows the Carry Logic to span across multiple PLBs in a column. As shown in [Figure 5](#), the Carry Logic chain can be tapped mid-way through a chain or a PLB by feeding the value through a LUT4 function.

## Adder Example

[Figure 5](#) shows an example design that uses the Carry Logic. The example is a 2-bit adder, which can be expanded into an adder of arbitrary size. The LUT4 function within a Logic Cell is programmed to calculate the sum of the two input values and the carry input,  $A[i] + B[i] + \text{CARRY\_IN}[i-1] = \text{SUM}[i]$ .

The Carry Logic generates the carry value to feed the next bit in the adder. The calculated carry value replaces the I3 input to the next LUT4 in the upper Logic Cell.

If required by the application, the carry output from the final stage of the adder is available by passing it through the final LUT4.

Figure 4: Carry Logic Structure within a Logic Cell and between PLBs






Figure 11: DDR Output Flip-Flop




Similarly, Figure 12 demonstrates the DDR input flip-flop functionality. A double data rate (DDR) signal arrives at the pad. Internally, one value is clocked by the rising edge of the INCLK signal and another value is clocked by the falling edge of the INCLK signal. The DDR data stream is effectively de-multiplexed within the PIO pin and presented to the programmable interconnect on D\_IN\_0 and D\_IN\_1.

Figure 12: DDR Input Flip-Flop



The DDR flip-flops provide several design advantages. Internally within the iCE65P device, the clock frequency is half the effective external data rate. The lower clock frequency eases internal timing, doubling the clock period, and slashes the clock-related power in half.

Figure 19: Fine Delay Adjust Controls



### Fine Adjustment Control

The number of delay taps is controlled either statically using the `FIXED_DELAY_ADJUSTMENT` option or dynamically by the application using the PLL's `DYNAMIC_DELAY[3:0]` inputs, as described in [Table 21](#).

Table 21: Fine Delay Adjustment Control

DELAY_ADJUSTMENT_MODE Setting	Adjustment Control
<b>FIXED</b>	<code>FIXED_DELAY_ADJUSTMENT</code> attribute setting
<b>DYNAMIC</b>	<code>DYNAMIC_DELAY[3:0]</code> control inputs

### Fine Adjustment Delay

The resulting nominal fine adjustment delay value is shown in Equation 5, where  $n$  is either the value of the `FIXED_DELAY_ADJUSTMENT` attribute setting or the dynamic binary value presented on the `DYNAMIC_DELAY[3:0]` inputs. The actual delay varies slightly due to the slight differences in the delay tap buffer delay.

$$\text{Fine Delay Adjustment (nominal)} = (n + 1) \cdot 165 \text{ ps} \quad [\text{Equation 5}]$$

### Phase Angle Equivalent

The fine delay adjustment feature always injects an actual delay value, not a fixed phase angle like the [Fixed Quadrant Phase Shift](#) feature. Use [Equation 6](#) to convert the fine adjustment delay to a resulting phase angle.

$$\text{Phase\_Shift} = \frac{\text{Fine\_Delay\_Adjustment}}{\text{Clock\_Period}} \cdot 360^\circ \quad [\text{Equation 6}]$$

### Low Power Mode

The phase-lock loop (PLL) has low operating power by default. The PLL can be dynamically disabled to further reduce power. The low-power mode must first be enabled by setting the `ENABLE_ICEGATE` attribute to '1'. Once enabled, use the `LATCHINPUTVALUE` to control the PLL's operation, as shown in [Table 22](#). The PLL must reacquire the input clock and LOCK when `LATCHINPUTVALUE` returns from '1' to '0', external feedback is used and path goes out into the fabric.

Table 22: PLL LATCHINPUTVALUE Control

ENABLE_ICEGATE Attribute	LATCHINPUTVALUE Input	Function
<b>0</b>	Don't care	PLL is always enabled
<b>1</b>	0	PLL is enabled and operating
	1	PLL is in low-power mode; PLLOUT output holds last clock state

## Device Configuration

As described in [Table 27](#), iCE65P components are configured for a specific application by loading a binary configuration bitstream image, generated by the SiliconBlue development system. For high-volume applications, the bitstream image is usually permanently programmed in the on-chip [Nonvolatile Configuration Memory \(NVCM\)](#). However, the bitstream image can also be stored external in a standard, low-cost commodity SPI serial Flash PROM. The iCE65P component can automatically load the image using the [SPI Master Configuration Interface](#). Similarly, the iCE65P configuration data can be downloaded from an external processor, microcontroller, or DSP processor using an SPI-like serial interface or an IEEE 1149 JTAG interface.

**Table 27: iCE65P Device Configuration Modes**

Mode	Analogy	Configuration Data Source
<b>NVCM</b>	ASIC	Internal, lowest-cost, secure, one-time programmable Nonvolatile Configuration Memory (NVCM)
<b>SPI Flash</b>	Microprocessor	External, low-cost, commodity, SPI serial Flash PROM
<b>SPI Peripheral</b>	Processor Peripheral	Configured by external device, such as a processor, microcontroller, or DSP using practically any data source, such as system Flash, a disk image, or over a network connection.
<b>JTAG</b>	JTAG	JTAG configuration requires sending a special command sequence on the SPI interface to enable JTAG configuration. Configuration is controlled by and external device.

## Configuration Mode Selection

The iCE65P configuration mode is selected according to the following priority described below and illustrated in [Figure 23](#).

- After exiting the Power-On Reset (POR) state or when CRESET\_B returns High after being held Low for 250 ns or more, the iCE65P FPGA samples the logical value on its SPI\_SS\_B pin. Like other programmable I/O pins, the SPI\_SS\_B pin has an internal pull-up resistor (see [Input Pull-Up Resistors on I/O Banks 0, 1, and 2](#)).
- If the [SPI\\_SS\\_B](#) pin is sampled as a logic '1' (High), then ...
  - ◆ Check if the iCE65P is enabled to configure from the [Nonvolatile Configuration Memory \(NVCM\)](#). If the iCE65P device has NVCM memory ('F' ordering code) but the NVCM is yet unprogrammed, then the iCE65P device is not enabled to configure from NVCM. Conversely, if the NVCM is programmed, the iCE65P device will configure from NVCM.
    - If enabled to configure from NVCM, the iCE65P device configures itself using the [Nonvolatile Configuration Memory \(NVCM\)](#).
    - If not enabled to configure from NVCM, then the iCE65P FPGA configures using the [SPI Master Configuration Interface](#).
- If the [SPI\\_SS\\_B](#) pin is sampled as a logic '0' (Low), then the iCE65P device waits to be configured from an external controller or from another iCE65P device in SPI Master Configuration Mode using an SPI-like interface.

## Power-On Reset (POR)

The Power-on Reset (POR) circuit monitors specific voltage supply inputs and holds the device in reset until all the relevant supplies exceed the internal voltage thresholds. The SPI\_VCC supply also has an additional time-out delay to allow an attached SPI serial PROM to power up properly. Table 31 shows the POR supply inputs. The Nonvolatile Configuration Memory (NVCM) requires that the VPP\_2V5 supply be connected, even if the application does not use the NVCM.

Table 31: Power-on Reset (POR) Voltage Resources

Supply Rail	iCE65P Production Devices
<b>VCC</b>	Yes
<b>SPI_VCC</b>	Yes
<b>VCCIO_1</b>	No
<b>VCCIO_2</b>	Yes
<b>VPP_2V5</b>	Yes

## CRESET\_B Pin

The CRESET\_B pin resets the iCE65P internal logic when Low.


## JTAG Interface

Specific command sequences also reset the iCE65P internal logic.

## SPI Master Configuration Interface

All iCE65P devices, including those with NVCM, can be configured from an external, commodity SPI serial Flash PROM, as shown in Figure 26. The SPI configuration interface is essentially its own independent I/O bank, powered by the VCC\_SPI supply input. Presently, most commercially-available SPI serial Flash PROMs require a 3.3V supply.

Figure 26: iCE65P SPI Master Configuration Interface



The SPI configuration interface is used primarily during development before mass production, where the configuration is then permanently programmed in the NVCM configuration memory. However, the SPI interface can also be the primary configuration interface allowing easy in-system upgrades and support for multiple configuration images.

The SPI control signals are defined in Table 32. Table 33 lists the SPI interface ball or pins numbers by package.

Table 32: SPI Master Configuration Interface Pins (SPI\_SS\_B High before Configuration)

Signal Name	Direction	Description
SPI_VCC	Supply	SPI Flash PROM voltage supply input.
SPI_SO	Output	SPI Serial Output from the iCE65P device.
SPI_SI	Input	SPI Serial Input to the iCE65P device, driven by the select SPI serial Flash PROM.
SPI_SS_B	Output	SPI Slave Select output from the iCE65P device. Active Low.
SPI_SCK	Output	SPI Slave Clock output from the iCE65P device.

After configuration, the SPI port pins are available to the user-application as additional PIO pins, supplied by the SPI\_VCC input voltage, essentially providing a fifth “mini” I/O bank.

**Table 33: SPI Interface Ball Numbers by Package**

SPI Interface	Package Code		
	CB121	CB196	CB284
<b>SPI_VCC</b>	J10	L11	R15
<b>PIOS/SPI_SO</b>	J8	M11	T15
<b>PIOS/SPI_SI</b>	K8	P11	V15
<b>PIOS/SPI_SS_B</b>	J9	P13	V17
<b>PIOS/SPI_SCK</b>	K9	P12	V16

### **SPI PROM Requirements**

The iCE65P mobileFPGA SPI Flash configuration interface supports a variety of SPI Flash memory vendors and product families. However, SiliconBlue Technologies does not specifically test, qualify, or otherwise endorse any specific SPI Flash vendor or product family. The iCE65P SPI interface supports SPI PROMs that they meet the following requirements.

- The PROM must operate at 3.3V or 2.5V in order to trigger the iCE65P FPGA’s power-on reset circuit.
- The PROM must support the **0x0B** Fast Read command, using a 24-bit start address and has 8 dummy bits before the PROM provides first data (see [Figure 28: SPI Fast Read Command](#)).
- The PROM must have enough bits to program the iCE65P device (see [Table 34: Smallest SPI PROM Size \(bits\), by Device, by Number of Images](#)).
- The PROM must support data operations at the upper frequency range for the selected iCE65P internal oscillator frequency (see [Table 61](#)). The oscillator frequency is selectable when creating the FPGA bitstream image.
- For lowest possible power consumption after configuration, the PROM should also support the **0xB9** Deep Power Down command and the **0xAB** Release from Deep Power-down Command (see [Figure 27](#) and [Figure 29](#)). The low-power mode is optional.
- The PROM must be ready to accept commands 10  $\mu$ s after meeting its power-on conditions. In the PROM data sheet, this may be specified as  $t_{VSL}$  or  $t_{VCSL}$ . It is possible to use slower PROMs by holding the CRESET\_B input Low until the PROM is ready, then releasing CRESET\_B, either under program control or using an external power-on reset circuit.

The SiliconBlue iCEman65 development board and associated programming software uses an ST Micro/Numonyx M25Pxx SPI serial Flash PROM.

### **SPI PROM Size Requirements**

[Table 34](#) lists the minimum SPI PROM size required to configure an iCE65P device. Larger PROM sizes are allowed, but not required unless the end application uses the additional space. SPI serial PROM sizes are specified in bits. For each device size, the table shows the required minimum PROM size for “Logic Only” (no BRAM initialization) and “Logic + RAM4K” (RAM4K blocks pre-initialized). Furthermore, the table shows the PROM size for varying numbers of configuration images. Most applications will use a single image. Applications that use the Cold Boot or Warm Boot features may use more than one image.


**Table 34: Smallest SPI PROM Size (bits), by Device, by Number of Images**

Device	1 Image		2 Images		3 Images		4 Images	
	Logic Only	Logic + RAM4K	Logic Only	Logic + RAM4K	Logic Only	Logic + RAM4K	Logic Only	Logic + RAM4K
<b>iCE65P04</b>	512K	1M	1M	2M	2M	2M	2M	4M



After transferring the required number configuration data bits, the iCE65P device ends the Fast Read command by de-asserting its `SPI_SS_B` PROM select output, as shown in [Figure 29](#). To conserve power, the iCE65P device then optionally issues a final Deep Power-down command, hexadecimal command code `0xB9`. After de-asserting the `SPI_SS_B` output, the SPI PROM enters its Deep Power-down mode. The final power-down step is optional; the application may wish to use the SPI PROM and can skip this step, controlled by a configuration option.

**Figure 29: Final Configuration Data, SPI Deep Power-down Command**



## Cold Boot Configuration Option

By default, the iCE65P FPGA is programmed with a single configuration image, either from internal NVCM memory, from an external SPI Flash PROM, or externally from a processor or microcontroller.

**Figure 30: ColdBoot and WarmBoot Configuration**






Figure 32: Application Processor Waveforms for SPI Peripheral Mode Configuration Process



The iCE65 configuration image must be sent as one contiguous stream without interruption.

The **SPI\_SCK** clock period must be between 40 ns to 1  $\mu$ s (1 MHz to 25 MHz).

Figure 33: SPI Peripheral Configuration Process



## Voltage Compatibility

As shown in Figure 26, there are potentially three different supply voltages involved in the SPI Peripheral interface, described in Table 37.

Table 37: SPI Peripheral Mode Supply Voltages

Supply Voltage	Description
<b>AP_VCCIO</b>	I/O supply to the Application Processor (AP)
<b>VCC_SPI</b>	Voltage supply for the iCE65P SPI interface.
<b>VCCIO_2</b>	Supply voltage for the iCE65P I/O Bank 2.

Signal Name	Direction	I/O Bank	Pull-up during Config	Description
<b>PLL_VCC</b>	Supply	PLL	N/A	Analog voltage supply for Phase Lock Loop (PLL). If unused, tie to ground.
<b>TDI</b>	Input	1	No	JTAG Test Data Input. If using the JTAG interface, use a 10kΩ pull-up resistor to <a href="#">VCCIO_1</a> .
<b>TMS</b>	Input	1	No	JTAG Test Mode Select. If using the JTAG interface, use a 10kΩ pull-up resistor to <a href="#">VCCIO_1</a> .
<b>TCK</b>	Input	1	No	JTAG Test Clock. If using the JTAG interface, use a 10kΩ pull-up resistor to <a href="#">VCCIO_1</a> .
<b>TDO</b>	Output	1	No	JTAG Test Data Output.
<b>TRST_B</b>	Input	1	No	JTAG Test Reset, active Low. Keep Low during normal operation; High for JTAG operation.
<b>VCC</b>	Supply	All	N/A	Internal core voltage supply. All must be connected.
<b>VCCIO_0</b>	Supply	0	N/A	Voltage supply to I/O Bank 0. All such pins or balls on the package must be connected. Can be disconnected or turned off without affecting the <a href="#">Power-On Reset (POR)</a> circuit.
<b>VCCIO_1</b>	Supply	1	N/A	Voltage supply to I/O Bank 1. All such pins or balls on the package must be connected. Required to guarantee a valid input voltage on <a href="#">TRST_B</a> JTAG pin.
<b>VCCIO_2</b>	Supply	2	N/A	Voltage supply to I/O Bank 2. All such pins or balls on the package must be connected. Required input to the <a href="#">Power-On Reset (POR)</a> circuit.
<b>VCCIO_3</b>	Supply	3	N/A	Voltage supply to I/O Bank 3. All such pins or balls on the package must be connected. Can be disconnected or turned off without affecting the <a href="#">Power-On Reset (POR)</a> circuit.
<b>SPI_VCC</b>	Supply	SPI	N/A	SPI interface voltage supply input. Must have a valid voltage even if configuring from NVCM. Required input to the <a href="#">Power-On Reset (POR)</a> circuit.
<b>VPP_FAST</b>	Supply	All	N/A	Direct programming voltage supply. If unused, leave floating or unconnected during normal operation.
<b>VPP_2V5</b>	Supply	All	N/A	Programming supply voltage. When the iCE65P device is active, VPP_2V5 must be in the valid range between 2.3 V to 3.47 V to release the Power-On Reset circuit, even if the application is not using the NVCM.
<b>VREF</b>	Voltage Reference	3	N/A	Input reference voltage in I/O Bank 3 for the SSTL I/O standard. This pin only appears on the CB284 package and for die-based products.

N/A = Not Applicable


# iCE65 P-Series Ultra-Low Power mobileFPGA™ Family

Ball Function	Ball Number	Pin Type	Bank
<b>PIO2</b>	J4	PIO	2
<b>PIO2</b>	J5	PIO	2
<b>PIO2</b>	J11	PIO	2
<b>PIO2</b>	K3	PIO	2
<b>PIO2</b>	K4	PIO	2
<b>PIO2</b>	K11	PIO	2
<b>PIO2</b>	L2	PIO	2
<b>PIO2</b>	L3	PIO	2
<b>PIO2</b>	L4	PIO	2
<b>PIO2</b>	L5	PIO	2
<b>PIO2</b>	L10	PIO	2
<b>PIO2</b>	L11	PIO	2
<b>PIO2/CBSEL0</b>	H6	PIO	2
<b>PIO2/CBSEL1</b>	J6	PIO	2
<b>VCCIO_2</b>	K5	VCCIO	2
<b>PIO3/DP00A</b>	C1	DPIO	3
<b>PIO3/DP00B</b>	B1	DPIO	3
<b>PIO3/DP01A</b>	D1	DPIO	3
<b>PIO3/DP01B</b>	E2	DPIO	3
<b>PIO3/DP02A</b>	C2	DPIO	3
<b>PIO3/DP02B</b>	D2	DPIO	3
<b>PIO3/DP03A</b>	C3	DPIO	3
<b>PIO3/DP03B</b>	C4	DPIO	3
<b>PIO3/DP04A</b>	E4	DPIO	3
<b>PIO3/DP04B</b>	D4	DPIO	3
<b>PIO3/DP05A</b>	F3	DPIO	3
<b>PIO3/DP05B</b>	G3	DPIO	3
<b>PIO3/DP06B</b>	G4	DPIO	3
<b>GBIN6/PIO3/DP06A</b>	F4	GBIN	3
<b>GBIN7/PIO3/DP07B</b>	D3	GBIN	3
<b>PIO3/DP07A</b>	E3	DPIO	3
<b>PIO3/DP08A</b>	F2	DPIO	3
<b>PIO3/DP08B</b>	G1	DPIO	3
<b>PIO3/DP09A</b>	H1	DPIO	3
<b>PIO3/DP09B</b>	J1	DPIO	3
<b>PIO3/DP10A</b>	H2	DPIO	3
<b>PIO3/DP10B</b>	H3	DPIO	3
<b>PIO3/DP11A</b>	J3	DPIO	3
<b>PIO3/DP11B</b>	J2	DPIO	3
<b>PIO3/DP12A</b>	K1	DPIO	3
<b>PIO3/DP12B</b>	L1	DPIO	3
<b>VCCIO_3</b>	A1	VCCIO	3
<b>VCCIO_3</b>	G2	VCCIO	3
<b>PIOS/SPI_SO</b>	J8	SPI	SPI
<b>PIOS/SPI_SI</b>	K8	SPI	SPI
<b>PIOS/SPI_SCK</b>	K9	SPI	SPI
<b>PIOS/SPI_SS_B</b>	J9	SPI	SPI
<b>SPI_VCC</b>	J10	SPI	SPI
<b>PLLGND</b>	L6	PLLGND	PLL
<b>PLLVCC</b>	L7	PLLVCC	PLL

## Package Mechanical Drawing

Figure 36: CB121 Package Mechanical Drawing

**CB121:** 6 x 6 mm, 121-ball, 0.5 mm ball-pitch, fully-populated, chip-scale ball grid array



Description	Symbol	Min.	Nominal	Max.	Units
Number of Ball Columns	X		11		Columns
Number of Ball Rows	Y		11		Rows
Number of Signal Balls	n		121		Balls
Body Size	X	E	5.90	6.00	mm
	Y	D	5.90	6.00	
Ball Pitch	e	—	0.50	—	
Ball Diameter	b	0.2	—	0.3	
Edge Ball Center to Center	X	E1	—	5.00	
	Y	D1	—	5.00	
Package Height	A	—	—	1.00	
Stand Off	A1	0.12	—	0.20	

### Top Marking Format

Line	Content	Description
1	Logo	Logo
2	iCE65P04F	Part number
	-T	Power/Speed
3	CB121C	Package type
	ENG	Engineering
4	NXXXX	Lot Number
5	YYWW	Date Code
6	© CCCCC	Country

### Thermal Resistance

Junction-to-Ambient $\theta_{JA}$ (°C/W)	
0 LFM	200 LFM
54	45

## Die Cross Reference

The tables in this section list all the pads on a specific die type and provide a cross reference on how a specific pad connects to a ball or pin in each of the available package offerings. Similarly, the tables provide the pad coordinates for the die-based version of the product (iCE DiCE). These tables also provide a way to prototype with one package option and then later move to a different package or die.

As described in “[Input and Output Register Control per PIO Pair](#)” on page 14, PIO pairs share register control inputs. Similarly, as described in “[Differential Inputs and Outputs](#)” on page 11, a PIO pair can form a differential input or output. PIO pairs in I/O Bank 3 are optionally differential inputs or differential outputs. PIO pairs in all other I/O Banks are optionally differential outputs. In the tables, differential pairs are surrounded by a heavy blue box.

### iCE65P04

Table 49 lists all the pads on the iCE65P04 die and how these pads connect to the balls or pins in the supported package styles. Most VCC, VCCIO, and GND pads are double-bonded inside the package although the table shows only a single connection.

For additional information on the iCE65P04 DiePlus product, please contact your SiliconBlue sales representative..

**Table 49: iCE65P04 Die Cross Reference**

iCE65P04 Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIO3_00/DP00A</b>	C1	F5	1	129.40	2,687.75
<b>PIO3_01/DP00B</b>	B1	G5	2	231.40	2,642.74
<b>PIO3_02/DP01A</b>	D3	G7	3	129.40	2,597.75
<b>PIO3_03/DP01B</b>	C3	H7	4	231.40	2,552.74
<b>GND</b>	F1	K5	5	129.40	2,507.75
<b>GND</b>	—	—	6	231.40	2,462.74
<b>VCCIO_3</b>	E3	J7	7	129.40	2,417.75
<b>VCCIO_3</b>	—	—	8	231.40	2,372.74
<b>PIO3_04/DP02A</b>	D1	H8	9	129.40	2,327.75
<b>PIO3_05/DP02B</b>	D2	J8	10	231.40	2,292.74
<b>PIO3_06/DP03A</b>	E1	H5	11	129.40	2,257.75
<b>PIO3_07/DP03B</b>	E2	J5	12	231.40	2,222.74
<b>VCC</b>	H9	D3	13	129.40	2,187.75
<b>PIO3_08/DP04A</b>	D4	K8	14	231.40	2,152.74
<b>PIO3_09/DP04B</b>	E4	K7	15	129.40	2,117.75
<b>PIO3_10/DP05A</b>	F3	E3	16	231.40	2,082.74
<b>PIO3_11/DP05B</b>	F4	F3	17	129.40	2,047.75
<b>GND</b>	A9	M10	18	231.40	2,012.74
<b>PIO3_12/DP06A</b>	F5	G3	19	129.40	1,977.75
<b>PIO3_13/DP06B</b>	E5	H3	20	231.40	1,942.74
<b>GND</b>	A9	J3	21	129.40	1,907.75
<b>GND</b>	—	—	22	231.40	1,872.74
<b>PIO3_14/DP07A</b>	—	H1	23	129.40	1,837.75
<b>PIO3_15/DP07B</b>	—	J1	24	231.40	1,802.74
<b>VCCIO_3</b>	K1	K3	25	129.40	1,767.75
<b>VCC</b>	G6	L10	26	231.40	1,732.74
<b>PIO3_16/DP08A</b>	—	K1	27	129.40	1,697.75
<b>PIO3_17/DP08B</b>	—	L1	28	231.40	1,662.74
<b>PIO3_18/DP09A</b>	G2	L3	29	129.40	1,627.75
<b>GBIN7/PIO3_19/DP09B</b>	G1	L5	30	231.40	1,592.74
<b>VCCIO_3</b>	J6	N10	31	129.40	1,557.75

# iCE65 P-Series Ultra-Low Power mobileFPGA™ Family

iCE65P04 Pad Name	Available Packages		DiePlus		
	CB196	CB284	Pad	X (μm)	Y (μm)
<b>PIOS_00/SPI_SO</b>	M11	T15	124	2,690.00	37.20
<b>PIOS_01/SPI_SI</b>	P11	V15	125	2,740.00	139.20
<b>GND</b>	P6	Y16	126	2,790.00	37.20
<b>PIOS_02/SPI_SCK</b>	P12	V16	127	2,840.00	139.20
<b>PIOS_03/SPI_SS_B</b>	P13	V17	128	2,890.00	37.20
<b>SPI_VCC</b>	L11	R15	129	2,990.00	37.20
<b>TDI</b>	M12	T16	130	3,610.80	342.00
<b>TMS</b>	P14	V18	131	3,712.80	392.00
<b>TCK</b>	L12	R16	132	3,610.80	442.00
<b>TDO</b>	N14	U18	133	3,712.80	492.00
<b>TRST_B</b>	M14	T18	134	3,610.80	542.00
<b>PIO1_00</b>	K11	R18	135	3,712.80	592.00
<b>PIO1_01</b>	L13	P16	136	3,610.80	642.00
<b>PIO1_02</b>	K12	P15	137	3,712.80	692.00
<b>PIO1_03</b>	M13	P18	138	3,610.80	727.00
<b>GND</b>	J14	N18	139	3,712.80	762.00
<b>GND</b>	J14	N18	140	3,610.80	797.00
<b>PIO1_04</b>	J10	N16	141	3,712.80	832.00
<b>PIO1_05</b>	L14	N15	142	3,610.80	867.00
<b>VCCIO_1</b>	H14	M18	143	3,712.80	902.00
<b>VCCIO_1</b>	—	—	144	3,610.80	937.00
<b>PIO1_06</b>	J11	M16	145	3,712.80	972.00
<b>PIO1_07</b>	K14	M15	146	3,610.80	1,007.00
<b>PIO1_08</b>	H10	W20	147	3,712.80	1,042.00
<b>PIO1_09</b>	J13	V20	148	3,610.80	1,077.00
<b>PIO1_10</b>	J12	U20	149	3,712.80	1,112.00
<b>VCC</b>	N7	M13	150	3,610.80	1,147.00
<b>VCC</b>	—	—	151	3,712.80	1,182.00
<b>PIO1_11</b>	H13	T22	152	3,610.80	1,217.00
<b>PIO1_12</b>	H12	R22	153	3,712.80	1,252.00
<b>PIO1_13</b>	—	P22	154	3,610.80	1,287.00
<b>PIO1_14</b>	—	N22	155	3,712.80	1,322.00
<b>PIO1_15</b>	G13	T20	156	3,610.80	1,357.00
<b>PIO1_16</b>	H11	R20	157	3,712.80	1,392.00
<b>PIO1_17</b>	G14	P20	158	3,610.80	1,427.00
<b>GND</b>	K10	N20	159	3,712.80	1,462.00
<b>GND</b>	—	—	160	3,610.80	1,497.00
<b>PIO1_18</b>	G10	M20	161	3,712.80	1,532.00
<b>GBIN3/PIO1_19</b>	G12	K18	162	3,610.80	1,567.00
<b>GBIN2/PIO1_20</b>	F10	L18	163	3,712.80	1,602.00
<b>PIO1_21</b>	F14	K20	164	3,610.80	1,637.00
<b>VCCIO_1</b>	H14	J20	165	3,712.80	1,672.00
<b>VCCIO_1</b>	—	—	166	3,610.80	1,707.00
<b>PIO1_22</b>	F13	H20	167	3,712.80	1,742.00
<b>PIO1_23</b>	D13	G20	168	3,610.80	1,777.00
<b>PIO1_24</b>	G11	F20	169	3,712.80	1,812.00



## I/O Characteristics

Table 52: PIO Pin Electrical Characteristics

Symbol	Description	Conditions	Minimum	Nominal	Maximum	Units
$I_I$	Input pin leakage current	$V_{IN} = V_{CCIO_{max}}$ to 0 V			$\pm 10$	$\mu A$
$I_{OZ}$	Three-state I/O pin (Hi-Z) leakage current	$V_O = V_{CCIO_{max}}$ to 0 V			$\pm 10$	$\mu A$
$C_{PIO}$	PIO pin input capacitance			6		pF
$C_{GBIN}$	GBIN global buffer pin input capacitance			6		pF
$R_{PULLUP}$	Internal PIO pull-up resistance during configuration	$V_{CCIO} = 3.3V$		40		k $\Omega$
		$V_{CCIO} = 2.5V$		50		k $\Omega$
		$V_{CCIO} = 1.8V$		90		k $\Omega$
		$V_{CCIO} = 1.5V$				k $\Omega$
		$V_{CCIO} = 1.2V$				k $\Omega$
$V_{HYST}$	Input hysteresis	$V_{CCIO} = 1.5V$ to 3.3V		50		mV

**NOTE:** All characteristics are characterized and may or may not be tested on each pin on each device.

## Single-ended I/O Characteristics

Table 53: I/O Characteristics (I/O Banks 0, 1, 2 and SPI only)

I/O Standard	Nominal I/O Bank Supply Voltage	Input Voltage (V)		Output Voltage (V)		Output Current at Voltage (mA)	
		$V_{IL}$	$V_{IH}$	$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
LVC MOS33	3.3V	0.80	2.00	0.4	2.40	8	8
LVC MOS25	2.5V	0.70	1.70	0.4	2.00	6	6
LVC MOS18	1.8V	35% VCCIO	65% VCCIO	0.4	1.40	4	4
LVC MOS15	1.5V	Not supported: Use I/O Bank 3 and SPI Bank		0.4	1.20	2	2

Table 54: I/O Characteristics (I/O Bank 3 only)

I/O Standard	Supply Voltage	Input Voltage (V)		Output Voltage (V)		I/O Attribute Name	mA at Voltage
		Max. $V_{IL}$	Min. $V_{IH}$	Max. $V_{OL}$	Min. $V_{OH}$		$I_{OL}$ , $I_{OH}$
LVC MOS33	3.3V	0.80	2.20	0.4	2.40	SL_LVC MOS33_8	$\pm 8$
LVC MOS25	2.5V	0.70	1.70	0.4	2.00	SB_LVC MOS25_16	$\pm 16$
						SB_LVC MOS25_12	$\pm 12$
						SB_LVC MOS25_8 *	$\pm 8$
						SB_LVC MOS25_4	$\pm 4$
LVC MOS18	1.8V	35% VCCIO	65% VCCIO	0.4	VCCIO–0.45	SB_LVC MOS18_10	$\pm 10$
						SB_LVC MOS18_8	$\pm 8$
						SB_LVC MOS18_4 *	$\pm 4$
						SB_LVC MOS18_2	$\pm 2$
LVC MOS15	1.5V	35% VCCIO	65% VCCIO	25% VCCIO	75% VCCIO	SB_LVC MOS15_4	$\pm 4$
						SB_LVC MOS15_2 *	$\pm 2$
MDDR	1.8V	35% VCCIO	65% VCCIO	0.4	VCCIO–0.45	SB_MDDR10	$\pm 10$
						SB_MDDR8	$\pm 8$
						SB_MDDR4 *	$\pm 4$
						SB_MDDR2	$\pm 2$
SSTL2 (Class 2)	2.5V	VREF–0.180	VREF+0.180	0.35	VTT+0.430	SB_SSTL2_CLASS_2	$\pm 16.2$
SSTL2 (Class 1)				0.54		SB_SSTL2_CLASS_1	$\pm 8.1$
SSTL18 (Full)	1.8V	VREF–0.125	VREF+0.125	0.28	VTT+0.280	SB_SSTL18_FULL	$\pm 13.4$
SSTL18 (Half)				VTT–0.475	VTT+0.475	SB_SSTL18_HALF	$\pm 6.7$

### NOTES:

SSTL2 and SSTL18 I/O standards require the VREF input pin, which is only available on the CB284 package and for die-based products.

## AC Timing Guidelines

The following examples provide some guidelines of device performance. The actual performance depends on the specific application and how it is physically implemented in the iCE65P FPGA using the SiliconBlue iCEcube software. The following guidelines assume typical conditions (VCC = 1.0 V or 1.2 V as specified, temperature = 25 °C). Apply derating factors using the iCEcube timing analyzer to adjust to other operating regimes.

### Programmable Logic Block (PLB) Timing

Table 57 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 46 and Figure 47.

Figure 46 PLB Sequential Timing Circuit




Figure 47 PLB Combinational Timing Circuit




Table 57: Typical Programmable Logic Block (PLB) Timing

Symbol	From	To	Power/Speed Grade	–T	Units
			Nominal VCC	1.2 V	
			Description		
Sequential Logic Paths					
F <sub>TOGGLE</sub>	GBIN input	GBIN input	Flip-flop toggle frequency. DFF flip-flop output fed back to LUT4 input with 4-input XOR, clocked on same clock edge	256	MHz
t <sub>CKO</sub>	DFF clock input	PIO output	Logic cell flip-flop (DFF) clock-to-output time, measured from the DFF CLK input to PIO output, including interconnect delay.	7.1	ns
t <sub>GBCKLC</sub>	GBIN input	DFF clock input	Global Buffer Input (GBIN) delay, through Global Buffer (GBUF) clock network to clock input on the logic cell DFF flip-flop.	2.7	ns
t <sub>SULI</sub>	PIO input	GBIN input	Minimum setup time on PIO input, through LUT4, to DFF flip-flop D-input before active clock edge on the GBIN input, including interconnect delay.	1.2	ns
t <sub>HDLI</sub>	GBIN input	PIO input	Minimum hold time on PIO input, through LUT4, to DFF flip-flop D-input after active clock edge on the GBIN input, including interconnect delay.	0	ns
Combinational Logic Paths					
t <sub>LUT4IN</sub>	PIO input	LUT4 input	Asynchronous delay from PIO input pad to adjacent PLB interconnect.	3.3	ns
t <sub>ILO</sub>	LUT4 input	LUT4 output	Logic cell LUT4 combinational logic propagation delay, regardless of logic complexity from input to output.	0.62	ns
t <sub>LUT4IN</sub>	LUT4 output	PIO output	Asynchronous delay from adjacent PLB interconnect to PIO output pad.	6.6	ns

## Programmable Input/Output (PIO) Block

Table 58 provides timing information for the logic in a Programmable Logic Block (PLB), which includes the paths shown in Figure 48 and Figure 49. The timing shown is for the LVCMOS25 I/O standard in all I/O banks. The iCEcube development software reports timing adjustments for other I/O standards.

Figure 48: Programmable I/O (PIO) Pad-to-Pad Timing Circuit




Figure 49: Programmable I/O (PIO) Sequential Timing Circuit




Table 58: Typical Programmable Input/Output (PIO) Timing (LVCMOS25)

Symbol	From	To	Power/Speed Grad	–T	Units
			Nominal VCC	1.2 V	
			Description		
Synchronous Output Paths					
t <sub>OCKO</sub>	OUTFF clock input	PIO output	Delay from clock input on OUTFF output flip-flop to PIO output pad.	5.6	ns
t <sub>GBCKIO</sub>	GBIN input	OUTFF clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to clock input on the PIO OUTFF output flip-flop.	2.6	ns
Synchronous Input Paths					
t <sub>SUPDIN</sub>	PIO input	GBIN input	Setup time on PIO input pin to INFF input flip-flop before active clock edge on GBIN input, including interconnect delay.	0	ns
t <sub>HDPDIN</sub>	GBIN input	PIO input	Hold time on PIO input to INFF input flip-flop after active clock edge on the GBIN input, including interconnect delay.	2.8	ns
Pad to Pad					
t <sub>PADIN</sub>	PIO input	Inter-connect	Asynchronous delay from PIO input pad to adjacent interconnect.	3.2	ns
t <sub>PADO</sub>	Inter-connect	PIO output	Asynchronous delay from adjacent interconnect to PIO output pad including interconnect delay.	6.2	ns

## RAM4K Block

Table 59 provides timing information for the logic in a RAM4K block, which includes the paths shown in Figure 50.

Figure 50: RAM4K Timing Circuit




Table 59: Typical RAM4K Block Timing

Symbol	From	To	Power/Speed Grade	–T	Units
			Nominal VCC	1.2 V	
			Description	Typ.	
Write Setup/Hold Time					
t <sub>SUWD</sub>	PIO input	GBIN input	Minimum write data setup time on PIO inputs before active clock edge on GBIN input, include interconnect delay.	0.8	ns
t <sub>HDWD</sub>	GBIN input	PIO input	Minimum write data hold time on PIO inputs after active clock edge on GBIN input, including interconnect delay.	0	ns
Read Clock-Output-Time					
t <sub>CKORD</sub>	RCLK clock input	PIO output	Clock-to-output delay from RCLK input pin, through RAM4K RDATA output flip-flop to PIO output pad, including interconnect delay.	7.3	ns
t <sub>GBCKRM</sub>	GBIN input	RCLK clock input	Global Buffer Input (GBIN) delay, though Global Buffer (GBUF) clock network to the RCLK clock input.	2.6	ns
Write and Read Clock Characteristics					
t <sub>RMWCKH</sub>	WCLK RCLK	WCLK RCLK	Write clock High time	0.54	ns
t <sub>RMWCKL</sub>			Write clock Low time	0.63	ns
t <sub>RMWCYC</sub>			Write clock cycle time	1.27	ns
F <sub>WMAX</sub>			Sustained write clock frequency	256	MHz

## Phase-Locked Loop (PLL) Block

Table 59 provides timing information for the Phase-Locked Loop (PLL) block shown in Figure 50.

Figure 51: Phase-Locked Loop (PLL)




Table 60: Phase-Locked Loop (PLL) Block Timing

Symbol	From	To	Power/Speed Grade	-T			Units
			Nominal VCC	1.2 V			
			Description	Min.	Typical	Max.	
Frequency Range							
F <sub>REF</sub>			Input clock frequency range	10	—	133	MHz
F <sub>OUT</sub>			Output clock frequency range (cannot exceed maximum frequency supported by global buffers)	10	—	533	MHz
Duty Cycle							
PLL <sub>IJ</sub>			Input duty cycle	35	—	65	%
Tw <sub>HI</sub>			Input clock high time	2.5	—	—	ns
Tw <sub>LOW</sub>			Input clock low time	2.5	—	—	ns
PLL <sub>OJD</sub>			Output duty cycle (divided frequency)	45	—	55	%
PLL <sub>OJM</sub>			Output duty cycle (undivided frequency)	40	—	60	%
Fine Delay							
t <sub>FDTAP</sub>			Fine delay adjustment, per tap		165		ps
PLL <sub>TAPS</sub>			Fine delay adjustment settings	0	—	15	taps
PLL <sub>FDAM</sub>			Maximum delay adjustment		2.5		ns
Jitter							
PLL <sub>IPJ</sub>			Input clock period jitter	—	—	+/- 300	ps
PLL <sub>OPJ</sub>			PLLOUT output period jitter	—	1% or ≤ 100	+/- 1.1% output period or ≥ 110	ps
Lock/Reset Time							
t <sub>LOCK</sub>			PLL lock time after receive stable, monotonic REFERENCECLK input	—	—	50	μs
tw <sub>RST</sub>			Minimum reset pulse width	20	—	—	ns

Notes:

- Output jitter performance is affected by input jitter. A clean reference clock < 100ps jitter must be used to ensure best jitter performance.
- The output jitter specification refers to the intrinsic jitter of the PLL.