

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Supplier Device Package	32-QFN (5x5)
Package / Case	32-VFQFN Exposed Pad
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Oscillator Type	Internal
Data Converters	A/D 28x8b
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.25V
RAM Size	512 x 8
EEPROM Size	-
Program Memory Type	FLASH
Program Memory Size	8KB (8K x 8)
Number of I/O	28
Peripherals	POR, PWM, WDT
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Speed	24MHz
Core Size	8-Bit
Core Processor	M8C
Product Status	Obsolete
Details Product Status	



## **Contents**

PSoC Functional Overview	4
The PSoC Core	4
The Digital System	4
The Analog System	5
Additional System Resources	5
PSoC Device Characteristics	
Getting Started	
Application Notes	
Development Kits	
Training	
CYPros Consultants	6
Solutions Library	
Technical Support	6
Development Tools	7
PSoC Designer Software Subsystems	7
Designing with PSoC Designer	
Select User Modules	
Configure User Modules	8
Organize and Connect	8
Generate, Verify, and Debug	8
Pin Information	
16-pin Part Pinout	
CY8C21234 16-pin SOIC Pin Definitions	9
20-pin Part Pinout	10
CY8C21334 20-pin SSOP Pin Definitions	10
28-pin Part Pinout	11
CY8C21534 28-pin SSOP Pin Definitions	
32-pin Part Pinout	12
CY8C21434/CY8C21634 32-pin QFN	
Pin Definitions	13
56-pin Part Pinout	
CY8C21001 56-pin SSOP Pin Definitions	14
Register Reference	
Register Conventions	
Register Mapping Tables	16

Absolute Maximum Ratings	19
Operating Temperature	19
Electrical Specifications	20
DC Electrical Characteristics	20
AC Electrical Characteristics	26
Packaging Information	34
Thermal Impedances	38
Solder Reflow Specifications	38
Development Tool Selection	39
Software	39
Development Kits	39
Evaluation Tools	
Device Programmers	40
Accessories (Emulation and Programming)	40
Ordering Information	
Ordering Code Definitions	42
Acronyms	43
Reference Documents	43
Document Conventions	44
Units of Measure	44
Numeric Conventions	44
Glossary	44
Errata	
Part Numbers Affected	49
CY8C21X34 Qualification Status	49
CY8C21X34 Errata Summary	50
Document History Page	51
Sales, Solutions, and Legal Information	55
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	55
Cypress Developer Community	55
Technical Support	55




## The Analog System

The analog system consists of four configurable blocks that allow for the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are:

- ADCs (single or dual, with 8-bit or 10-bit resolution)
- Pin-to-pin comparator
- Single-ended comparators (up to two) with absolute (1.3 V) reference or 8-bit DAC reference
- 1.3-V reference (as a system resource)

In most PSoC devices, analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks. The CY8C21x34 devices provide limited functionality Type E analog blocks. Each column contains one CT Type E block and one SC Type E block. Refer to the *PSoC Technical Reference Manual* for detailed information on the CY8C21x34's Type E analog blocks.

Figure 3. Analog System Block Diagram



#### The Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins may be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing
- Chip-wide mux that allows analog input from any I/O pin
- Crosspoint connection between any I/O pin combinations

#### **Additional System Resources**

System resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a switch-mode pump, low-voltage detection, and power-on-reset (POR).

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks may be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- The I<sup>2</sup>C <sup>[5]</sup> module provides 100- and 400-kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch-mode pump generates normal operating voltages from a single 1.2-V battery cell, providing a low cost boost converter.
- Versatile analog multiplexer system.

#### Note

Document Number: 38-12025 Rev. AH Page 5 of 55

<sup>5.</sup> Errata:The I<sup>2</sup>C block exhibits occasional data and bus corruption errors when the I2C master initiates transactions while the device is transitioning in to or out of sleep mode.



## **Designing with PSoC Designer**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules.
- 2. Configure User Modules.
- 3. Organize and Connect.
- 4. Generate, Verify, and Debug.

#### Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

#### **Configure User Modules**

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance

specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### **Organize and Connect**

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

#### Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events. These include monitoring address and data bus values, memory locations, and external signals.

Page 14 of 55



## 56-pin Part Pinout

The 56-pin SSOP part is for the CY8C21001 on-chip debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Vss AI, P0[7] AI, P0[5] 53 AI, P0[3] AI, P0[1] P2[7] P2[5] P2[3] = P2[1] = NC = 48 NC = OCDE = **SSOP** OCDO = 15 SMP = 16 Vss 🚽 Vss Vss P3[3] P3[1] NC NC P1[2C SCL, P1[7] P12C SDA, P1[5] P15] P15] 38 37 34 32 P1[3] = SCLK, I2C SCL, P1[1] = Vss 30 Vss 

Figure 10. CY8C21001 56-pin PSoC Device

## CY8C21001 56-pin SSOP Pin Definitions

Pin No.	Туре		Pin Name	Description
FIII NO.	Digital	Analog	- Fill Name	Description
1	Power	•	$V_{SS}$	Ground connection [18]
2	I/O	I	P0[7]	Analog column mux input
3	I/O	İ	P0[5]	Analog column mux input and column output
4	I/O	I	P0[3]	Analog column mux input and column output
5	I/O	I	P0[1]	Analog column mux input
6	I/O		P2[7]	
7	I/O		P2[5]	
8	I/O	I	P2[3]	Direct switched capacitor block input
9	I/O	I	P2[1]	Direct switched capacitor block input
10			NC	No connection. Pin must be left floating
11			NC	No connection. Pin must be left floating
12			NC	No connection. Pin must be left floating
13			NC	No connection. Pin must be left floating
14	OCD		OCDE	OCD even data I/O
15	OCD		OCDO	OCD odd data output
16	Power	•	SMP	SMP connection to required external components
17	Power		$V_{SS}$	Ground connection [18]
18	Power		$V_{SS}$	Ground connection [18]
19	I/O		P3[3]	

Document Number: 38-12025 Rev. AH



## **Register Reference**

This chapter lists the registers of the CY8C21x34 PSoC device. For detailed register information, see the *PSoC Technical Reference Manual*.

## **Register Conventions**

The register conventions specific to this section are listed in Table 2.

**Table 2. Register Conventions** 

Convention	Description				
R Read register or bit(s)					
W Write register or bit(s)					
L	Logical register or bit(s)				
С	Clearable register or bit(s)				
#	Access is bit specific				

## **Register Mapping Tables**

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and Bank 1. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set to 1, the user is in Bank 1.

Note In the following register mapping tables, blank fields are reserved and must not be accessed.

Document Number: 38-12025 Rev. AH Page 16 of 55

Table 3. Register Map 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)		Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASE10CR0	80	RW		C0	
PRT0IE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASE11CR0	84	RW		C4	<del></del>
PRT1IE	05	RW		45			85			C5	+
PRT1GS	06	RW		46			86			C6	+
PRT1DM2	07	RW		47			87			C7	+
PRT2DR	08	RW		48			88			C8	+
PRT2IE	09	RW		49			89			C9	+
PRT2GS	0A	RW		4A			8A			CA	1
PRT2DM2	0B	RW		4B			8B			CB	
PRT3DR										CC	
	0C	RW		4C			8C				
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW		4E			8E			CE	
PRT3DM2	0F	RW		4F			8F			CF	
	10			50			90		CUR_PP	D0	RW
	11			51			91		STK_PP	D1	RW
	12			52			92			D2	
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR PP	D4	RW
	15			55	1		95		MVW_PP	D5	RW
	16			56	1		96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBB00CR0	23	#		63			A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		1120_1151	E4	<del></del>
DBB01DR1	25	W	OWI _OTTO	65	"		A5			E5	
DBB01DR2	26	RW	CMD CD1	66	RW		A6		DEC CD0	E6	RW
			CMP_CR1		IXVV				DEC_CR0		
DBB01CR0	27	#	4000 00	67	.,		A7		DEC_CR1	E7	RW
DCB02DR0	28	#	ADC0_CR	68	#		A8			E8	
DCB02DR1	29	W	ADC1_CR	69	#		A9			E9	
DCB02DR2	2A	RW		6A			AA			EA	
DCB02CR0	2B	#		6B			AB			EB	
DCB03DR0	2C	#	TMP_DR0	6C	RW		AC			EC	
DCB03DR1	2D	W	TMP_DR1	6D	RW		AD			ED	
DCB03DR2	2E	RW	TMP_DR2	6E	RW		AE			EE	
DCB03CR0	2F	#	TMP_DR3	6F	RW		AF			EF	+
	30		_	70		RDI0RI	В0	RW		F0	
	31			71		RDI0SYN	B1	RW		F1	+
	32		ACE00CR1	72	RW	RDIOIS	B2	RW		F2	+
	33		ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACEUUCKZ	74	IXVV	RDI0LT0	B4			F4	
					1	RDI0L11		RW			<b>↓</b>
	35		ACE04054	75	DW		B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW	0011.5	F6	L.
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	1
	3B	1		7B			BB	1		FB	1
	3C			7C			ВС		1	FC	<u> </u>
	3D			7D	<del>                                     </del>		BD		DAC_D	FD	RW
	3E	1		7E	1		BE	1	CPU_SCR1	FE	#
	3F	<del>                                     </del>	<b>-</b>	7F	<del>                                     </del>	-	BF	<del>                                     </del>	CPU_SCR0	FF	#
	101	1		1''	1		1 <sup>5</sup> '	1	51 0_001t0	1	"

Blank fields are reserved and must not be accessed.

# Access is bit specific.

Table 4. Register Map 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASE10CR0	80	RW		C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45		7102110110	85	1000		C5	
PRT1IC0	06	RW		46			86			C6	1
PRT1IC1	07	RW		47			87			C7	1
PRT1DM0	08	RW		48			88			C8	
											1
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
	13			53			93		GDI_E_OU	D3	RW
	14			54			94			D4	<del>-</del> -
	15			55			95			D5	
	16		1	56			96			D6	1
	17			57			97			D7	
	18						1		MUX CR0	D8	DW
				58			98				RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		ADC0_TR	E5	RW
DBB01OU	26	RW	AMD_CR1	66	RW		A6		ADC1_TR	E6	RW
DDD0100	27	1 ( ) (	ALT_CR0	67	RW		A7		7.001_111	E7	100
DCB02FN	28	RW	ALI_OITO	68	1444		A8		IMO TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02IN DCB02OU							1				
DCB0200	2A	RW	0114 000	6A	DIA		AA		BDG_TR	EA	RW
DODOOF:	2B	514/	CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	<b></b>
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
	30			70		RDI0RI	B0	RW		F0	
	31			71		RDI0SYN	B1	RW		F1	
	32		ACE00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34			74		RDI0LT1	B4	RW		F4	1
	35			75		RDI0RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	†
	37		ACE01CR2	77	RW		B7		CPU F	F7	RL
	38			78			B8			F8	<del>-</del>
	39		1	79			B9			F9	<del>                                     </del>
	3A			79 7A			BA		FLS PR1	FA FA	RW
									FLO_FKI		IK VV
	3B			7B			BB			FB	<del> </del>
	3C			7C			BC			FC	<u> </u>
	3D			7D			BD		DAC_CR	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F	1		7F			BF	l	CPU SCR0	FF	#

Blank fields are reserved and must not be accessed.

# Access is bit specific.

## DC General-Purpose I/O Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, and 2.7 V at 25 °C and are for design guidance only.

Table 6. 5-V and 3.3-V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> – 1.0	-	_	V	I <sub>OH</sub> = 10 mA, V <sub>DD</sub> = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])
V <sub>OL</sub>	Low output level	-	-	0.75	V	I <sub>OL</sub> = 25 mA, V <sub>DD</sub> = 4.75 to 5.25 V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5]))
Гон	High level source current	10	-	-	mA	$V_{OH} = V_{DD} - 1.0 \text{ V}$ , see the limitations of the total current in the note for $V_{OH}$
I <sub>OL</sub>	Low level sink current	25	-	_	mA	$V_{OL}$ = 0.75 V, see the limitations of the total current in the note for $V_{OL}$
$V_{IL}$	Input low level	_	_	0.8	V	V <sub>DD</sub> = 3.0 to 5.25
V <sub>IH</sub>	Input high level	2.1	1		V	V <sub>DD</sub> = 3.0 to 5.25
$V_{H}$	Input hysteresis	_	60	_	mV	
I <sub>IL</sub>	Input leakage (absolute value)	_	1	-	nA	Gross tested to 1 µA
C <sub>IN</sub>	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent Temp = 25 °C

## Table 7. 2.7-V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down resistor	4	5.6	8	kΩ	
V <sub>OH</sub>	High output level	V <sub>DD</sub> – 0.4	-	-	V	$I_{OH}$ = 2.5 mA (6.25 Typ), $V_{DD}$ = 2.4 to 3.0 V (16 mA maximum, 50 mA Typ combined $I_{OH}$ budget)
V <sub>OL</sub>	Low output level	_	-	0.75	V	$I_{OL}$ = 10 mA, $V_{DD}$ = 2.4 to 3.0 V (90 mA maximum combined $I_{OL}$ budget)
I <sub>OH</sub>	High level source current	2.5	_	-	mA	$V_{OH}$ = $V_{DD}$ – 0.4 V, see the limitations of the total current in the note for $V_{OH}$
I <sub>OL</sub>	Low level sink current	10	-	-	mA	$V_{OL}$ = 0.75 V, see the limitations of the total current in the note for $V_{OL}$
$V_{IL}$	Input low level	_	_	0.75	V	V <sub>DD</sub> = 2.4 to 3.0
V <sub>IH</sub>	Input high level	2.0	_	_	V	V <sub>DD</sub> = 2.4 to 3.0
$V_{H}$	Input hysteresis	_	90	_	mV	
I <sub>IL</sub>	Input leakage (absolute value)	_	1	_	nA	Gross tested to 1 µA
C <sub>IN</sub>	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent Temp = 25 °C
C <sub>OUT</sub>	Capacitive load on pins as output	-	3.5	10	pF	Package and pin dependent Temp = 25 °C

Document Number: 38-12025 Rev. AH Page 21 of 55



## DC Switch Mode Pump Specifications

Table 11 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^{\circ}\text{C}$  and are for design guidance only.




Figure 12. Basic Switch Mode Pump Circuit

Table 11. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PUMP5V</sub>	5 V output voltage from pump	4.75	5.0	5.25	V	Configured as in Note 20 Average, neglecting ripple SMP trip voltage is set to 5.0 V
V <sub>PUMP3V</sub>	3.3 V output voltage from pump	3.00	3.25	3.60	V	Configured as in Note 20 Average, neglecting ripple. SMP trip voltage is set to 3.25 V
V <sub>PUMP2V</sub>	2.6 V output voltage from pump	2.45	2.55	2.80	V	Configured as in Note 20 Average, neglecting ripple. SMP trip voltage is set to 2.55 V
I <sub>PUMP</sub>	Available output current V <sub>BAT</sub> = 1.8 V, V <sub>PUMP</sub> = 5.0 V V <sub>BAT</sub> = 1.5 V, V <sub>PUMP</sub> = 3.25 V V <sub>BAT</sub> = 1.3 V, V <sub>PUMP</sub> = 2.55 V	5 8 8	_ _ _ _	_ _ _	mA mA mA	Configured as in Note 20 SMP trip voltage is set to 5.0 V SMP trip voltage is set to 3.25 V SMP trip voltage is set to 2.55 V
V <sub>BAT5V</sub>	Input voltage range from battery	1.8	_	5.0	V	Configured as in Note 20 SMP trip voltage is set to 5.0 V
V <sub>BAT3V</sub>	Input voltage range from battery	1.0	_	3.3	V	Configured as in Note 20 SMP trip voltage is set to 3.25 V
V <sub>BAT2V</sub>	Input voltage range from battery	1.0	_	2.8	V	Configured as in Note 20 SMP trip voltage is set to 2.55 V
V <sub>BATSTART</sub>	Minimum input voltage from battery to start pump	1.2	-	-	V	Configured as in Note 20 $0  ^{\circ}\text{C} \le T_{A} \le 100. \ 1.25  \text{V}$ at $T_{A} = -40  ^{\circ}\text{C}$
ΔV <sub>PUMP_Line</sub>	Line regulation (over Vi range)	-	5	_	%V <sub>O</sub>	Configured as in Note 20 V <sub>O</sub> is the "V <sub>DD</sub> Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 13 on page 24
ΔV <sub>PUMP_Load</sub>	Load regulation	1	5	_	%V <sub>O</sub>	Configured as in Note 20 V <sub>O</sub> is the "V <sub>DD</sub> Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 13 on page 24
$\Delta V_{PUMP\_Ripple}$	Output voltage ripple (depends on cap/load)	_	100	_	mVpp	Configured as in Note 20 Load is 5 mA
E <sub>3</sub>	Efficiency	35	50	-	%	Configured as in Note 20 Load is 5 mA. SMP trip voltage is set to 3.25 V

Note

 $20.L_1$  = 2 mH inductor,  $C_1$  = 10 mF capacitor,  $D_1$  = Schottky diode. See Figure 12 on page 23.

Document Number: 38-12025 Rev. AH Page 23 of 55

#### DC Programming Specifications

Table 14 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , 3.0 V to 3.6 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , or 2.4 V to 3.0 V and  $-40 \text{ °C} \le T_A \le 85 \text{ °C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

**Table 14. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
$V_{\mathrm{DDP}}$	V <sub>DD</sub> for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
$V_{DDLV}$	Low V <sub>DD</sub> for verify	2.4	2.5	2.6	٧	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation	2.7		5.25	V	This specification applies to this device when it is executing internal flash writes
I <sub>DDP</sub>	Supply current during programming or verify	_	5	25	mA	
V <sub>ILP</sub>	Input low voltage during programming or verify	_	_	0.8	V	
V <sub>IHP</sub>	Input high voltage during programming or verify	2.2	_	_	V	
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	_	_	0.2	mA	Driving internal pull-down resistor
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	_	_	1.5	mA	Driving internal pull-down resistor
V <sub>OLV</sub>	Output low voltage during programming or verify	_	_	V <sub>SS</sub> + 0.75	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>DD</sub> – 1.0	_	$V_{DD}$	V	
Flash <sub>ENPB</sub>	Flash endurance (per block)	50,000 <sup>[25]</sup>	_	_	_	Erase/write cycles per block
Flash <sub>ENT</sub>	Flash endurance (total)[26]	1,800,000	_	_	_	Erase/write cycles
Flash <sub>DR</sub>	Flash data retention	10	_	_	Years	

#### DC I<sup>2</sup>C Specifications

Table 15 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 ^{\circ}\text{C} \leq T_{A} \leq 85 ^{\circ}\text{C}$ , 3.0 V to 3.6 V and  $-40 ^{\circ}\text{C} \leq T_{A} \leq 85 ^{\circ}\text{C}$ , or 2.4 V to 3.0 V and  $-40 ^{\circ}\text{C} \leq T_{A} \leq 85 ^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at  $25 ^{\circ}\text{C}$  and are for design guidance only.

Table 15. DC I<sup>2</sup>C Specifications<sup>[27]</sup>

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>ILI2C</sub>	Input low level	1	_	$0.3 \times V_{DD}$	V	$2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$
		-	_	0.25 × V <sub>DD</sub>	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$
V <sub>IHI2C</sub>	Input high level	$0.7 \times V_{DD}$	_	1	V	$2.4 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$

#### Notes

25. The 50,000 cycle flash endurance per block is only guaranteed if the flash is operating within one voltage range. Voltage ranges are 2.4 V to 3.0 V, 3.0 V to 3.6 V, and 4.75 V to 5.25 V.

Document Number: 38-12025 Rev. AH Page 25 of 55

<sup>26.</sup> A maximum of 36 × 50,000 block endurance cycles is allowed. This may be balanced between operations on 36 × 1 blocks of 50,000 maximum cycles each, or 36 × 4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36 × 50,000 and ensure that no single block ever sees more than 50,000 cycles). For the full industrial range, you must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs application note AN2015 (Design Aids - Reading and Writing PSoC® Flash) for more information.

27. All GPIO meet the DC GPIO VIL and VIH specifications found in the DC GPIO Specifications sections. The I<sup>2</sup>C GPIO pins also meet the above specs.



## **AC Electrical Characteristics**

### AC Chip-Level Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^\circ\text{C} \le T_A \le 85~^\circ\text{C}$ , 3.0 V to 3.6 V and  $-40~^\circ\text{C} \le T_A \le 85~^\circ\text{C}$ , or 2.4 V to 3.0 V and  $-40~^\circ\text{C} \le T_A \le 85~^\circ\text{C}$ , respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25  $^\circ\text{C}$  and are for design guidance only.

Table 16. 5-V and 3.3-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO24</sub> <sup>[28]</sup>	IMO frequency for 24 MHz	23.4	24	24.6 <sup>[29,30]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 14 on page 20. SLIMO mode = 0
F <sub>IMO6</sub> <sup>[28]</sup>	IMO frequency for 6 MHz	5.52	6	6.48 <sup>[29,30]</sup>	MHz	Trimmed for 5 V or 3.3 V operation using factory trim values. See Figure 14 on page 20. SLIMO mode = 1
F <sub>CPU1</sub>	CPU frequency (5 V nominal)	0.091	24	24.6 <sup>[29]</sup>	MHz	24 MHz only for SLIMO mode = 0
F <sub>CPU2</sub>	CPU frequency (3.3 V nominal)	0.091	12	12.3 <sup>[30]</sup>	MHz	SLIMO mode = 0
F <sub>BLK5</sub>	Digital PSoC block frequency (5 V nominal)	0	48	49.2 <sup>[29,31]</sup>	MHz	Refer to AC Digital Block Specifications on page 29
F <sub>BLK33</sub>	Digital PSoC block frequency (3.3 V nominal)	0	24	24.6 <sup>[31]</sup>	MHz	
F <sub>32K1</sub>	ILO frequency	15	32	64	kHz	
F <sub>32K_U</sub>	ILO untrimmed frequency	5	1	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the system resets section of the PSoC Technical Reference Manual for details on this timing
t <sub>XRST</sub>	External reset pulse width	10	_	-	μS	
DC24M	24 MHz duty cycle	40	50	60	%	
DC <sub>ILO</sub>	ILO duty cycle	20	50	80	%	
Step24M	24 MHz trim step size	_	50	-	kHz	
Fout48M	48 MHz output frequency	46.8	48.0	49.2 <sup>[29,30]</sup>	MHz	Trimmed. Using factory trim values
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	_	_	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	_	-	250	V/ms	V <sub>DD</sub> slew rate during power-up
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	=	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual
t <sub>jit_IMO</sub>	24-MHz IMO cycle-to-cycle jitter (RMS)[32]	_	200	700	ps	
	24-MHz IMO long term N cycle-to-cycle jitter (RMS) <sup>[32]</sup>	-	300	900	ps	N = 32
	24-MHz IMO period jitter (RMS)[32]	-	100	400	ps	

Document Number: 38-12025 Rev. AH Page 26 of 55

<sup>28.</sup> Errata: The worst case IMO frequency deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%. 29. 4.75 V < V<sub>DD</sub> < 5.25 V. 30. 3.0 V < V<sub>DD</sub> < 3.6 V. See application note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation

<sup>31.</sup> See the individual user module datasheets for information on maximum frequencies for user modules.

<sup>32.</sup> Refer to Cypress Jitter Specifications Application Note AN5054 "Understanding Datasheet Jitter Specifications for Cypress Timing Products" at www.cypress.com under Application Notes for more information.



Table 17. 2.7-V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>IMO12</sub> [33]	IMO frequency for 12 MHz	11.04	12	12.96 <sup>[34, 35]</sup>	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 14 on page 20. SLIMO mode = 1
F <sub>IMO6</sub> [33]	IMO frequency for 6 MHz	5.52	6	6.48 <sup>[34, 35]</sup>	MHz	Trimmed for 2.7 V operation using factory trim values. See Figure 14 on page 20. SLIMO mode = 1
F <sub>CPU1</sub>	CPU frequency (2.7 V nominal)	0.093	3	3.15 <sup>[34]</sup>	MHz	12 MHz only for SLIMO mode = 0
F <sub>BLK27</sub>	Digital PSoC block frequency (2.7 V nominal)	0	12	12.5 <sup>[34,35]</sup>	MHz	Refer to AC Digital Block Specifications on page 29
F <sub>32K1</sub>	ILO frequency	8	32	96	kHz	
F <sub>32K_U</sub>	ILO untrimmed frequency	5	-	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the PSoC Technical Reference Manual for details on this timing
t <sub>XRST</sub>	External reset pulse width	10	_	_	μs	
DC <sub>ILO</sub>	IILO duty cycle	20	50	80	%	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
SR <sub>POWER_UP</sub>	Power supply slew rate	-	-	250	V/ms	V <sub>DD</sub> slew rate during power-up
t <sub>POWERUP</sub>	Time from end of POR to CPU executing code	1	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
t <sub>jit_IMO</sub>	12 MHz IMO cycle-to-cycle jitter (RMS)[36]	_	400	1000	ps	
-	12 MHz IMO long term N cycle-to-cycle jitter (RMS) <sup>[36]</sup>	_	600	1300	ps	N = 32
	12 MHz IMO period jitter (RMS)[36]	_	100	500	ps	

Document Number: 38-12025 Rev. AH Page 27 of 55

Notes

33. Errata: The worst case IMO frequency deviation when operated below 0 °C and above +70 °C and within the upper and lower datasheet temperature range is ±5%.

34. 2.4 V < V<sub>DD</sub> < 3.0 V.

35. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" available at http://www.cypress.com for information on maximum frequency for user modules.

Refer to Cypress Jitter Specifications Application Note AN5054 "Understanding Datasheet Jitter Specifications for Cypress Timing Products" at www.cypress.com under Application Notes for more information.

## AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 2.4 V to 3.0 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters are measured at 5 V, 3.3 V, or 2.7 V at 25 °C and are for design guidance only.

Table 21. 5-V and 3.3-V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency	ı				
	V <sub>DD</sub> ≥ 4.75 V	_	_	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	
Timer	Input clock frequency	I.	l	I.	u .	
	No capture, V <sub>DD</sub> ≥ 4.75 V	_	_	49.2	MHz	
	No capture, V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	
	With capture	_	_	24.6	MHz	
	Capture pulse width	50 <sup>[37]</sup>	_	_	ns	
Counter	Input clock frequency				•	
	No enable input, V <sub>DD</sub> ≥ 4.75 V	_	_	49.2	MHz	
	No enable input, V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	
	With enable input	_	_	24.6	MHz	
	Enable input pulse width	50 <sup>[37]</sup>	_	_	ns	
Dead Band	Kill pulse width	•		•		
	Asynchronous restart mode	20	-	_	ns	
	Synchronous restart mode	50 <sup>[37]</sup>	_	_	ns	
	Disable mode	50 <sup>[37]</sup>	_	-	ns	
	Input clock frequency					
	V <sub>DD</sub> ≥ 4.75 V	_	_	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	
CRCPRS	Input clock frequency					
(PRS Mode)	V <sub>DD</sub> ≥ 4.75 V	_	_	49.2	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	_	24.6	MHz	
SPIM	Input clock frequency	_	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	_	_	4.1	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_negated between transmissions	50 <sup>[37]</sup>	-	_	ns	
Transmitter	Input clock frequency			The baud rate is equal to the input clock frequency		
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	_	49.2	MHz	divided by 8.
	$V_{DD} \ge 4.75 \text{ V}, 1 \text{ stop bit}$	_	_	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	
Receiver	Input clock frequency		The baud rate is equal to the input clock frequency divided by 8.			
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	_	49.2	MHz	
	$V_{DD} \ge 4.75 \text{ V}, 1 \text{ stop bit}$	_	_	24.6	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz	

#### Note

37.50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

Document Number: 38-12025 Rev. AH Page 29 of 55

Table 24. 3.3-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	-	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 2 or greater	0.186	1	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met
_	High period with CPU clock divide by 1	41.7	_	5300	ns	
_	Low period with CPU clock divide by 1	41.7	-	-	ns	
_	Power-up IMO to switch	150	-	_	μs	

## Table 25. 2.7-V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU clock divide by 1	0.093	I	3.08	MHz	Maximum CPU frequency is 3 MHz at 2.7 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements
FOSCEXT	Frequency with CPU clock divide by 2 or greater	0.186	I	6.35	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met
_	High period with CPU clock divide by 1	160	_	5300	ns	
_	Low period with CPU clock divide by 1	160	_	_	ns	
_	Power-up IMO to switch	150	_	_	μs	


Document Number: 38-12025 Rev. AH Page 31 of 55



1.14 DIA. 10 PIN 1 ID. 1.14 7.50 8.10  $\frac{\text{MIN.}}{\text{MAX.}}$ DIMENSIONS IN MILLIMETERS .235 MIN.-0° MIN. GAUGE PLANE 0.25 SEATING PLANE - 0.65 BSC. <u>5.00</u> 5.60 0.-8. 2.00 1.65 1.85 1.25 REF. 0.10 51-85077 \*F

Figure 16. 20-pin SSOP (210 Mils) Package Outline, 51-85077

Figure 17. 28-pin SSOP (210 Mils) Package Outline, 51-85079



Document Number: 38-12025 Rev. AH Page 35 of 55



## **Ordering Information**


Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
16-Pin (150-Mil) SOIC	CY8C21234-24SXI	8 K	512	Yes	–40 °C to +85 °C	4	4	12	12 <sup>[47]</sup>	0	No
16-Pin (150-Mil) SOIC (Tape and Reel)	CY8C21234-24SXIT	8 K	512	Yes	–40 °C to +85 °C	4	4	12	12 <sup>[47]</sup>	0	No
20-Pin (210-Mil) SSOP	CY8C21334-24PVXI	8 K	512	No	–40 °C to +85 °C	4	4	16	16 <sup>[47]</sup>	0	Yes
20-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21334-24PVXIT	8 K	512	No	–40 °C to +85 °C	4	4	16	16 <sup>[47]</sup>	0	Yes
28-Pin (210-Mil) SSOP	CY8C21534-24PVXI	8 K	512	No	–40 °C to +85 °C	4	4	24	24 <sup>[47]</sup>	0	Yes
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C21534-24PVXIT	8 K	512	No	–40 °C to +85 °C	4	4	24	24 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 1.00 max) Sawn QFN	CY8C21434-24LTXI	8 K	512	No	–40 °C to +85 °C	4	4	28	28 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 1.00 max) Sawn QFN <sup>[48]</sup> (Tape and Reel)	CY8C21434-24LTXIT	8 K	512	No	–40 °C to +85 °C	4	4	28	28 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 0.60 max) Thin Sawn QFN	CY8C21434-24LQXI	8 K	512	No	–40 °C to +85 °C	4	4	28	28 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 0.60 max) Thin Sawn QFN (Tape and Reel)	CY8C21434-24LQXIT	8 K	512	No	–40 °C to +85 °C	4	4	28	28 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 1.00 max) Sawn QFN <sup>[48]</sup>	CY8C21634-24LTXI	8 K	512	Yes	–40 °C to +85 °C	4	4	26	26 <sup>[47]</sup>	0	Yes
32-Pin (5 × 5 mm 1.00 max) Sawn QFN <sup>[48]</sup> (Tape and Reel)	CY8C21634-24LTXIT	8 K	512	Yes	–40 °C to +85 °C	4	4	26	26 <sup>[47]</sup>	0	Yes
56-Pin OCD SSOP	CY8C21001-24PVXI	8 K	512	Yes	–40 °C to +85 °C	4	4	26	26 <sup>[47]</sup>	0	Yes
	CY8C21434-12X14I	Please contact sales office or Field Applications Engineer (FAE) for more information.									ore

Note For Die sales information, contact a local Cypress sales office or Field Applications Engineer (FAE).

Notes
47. All Digital I/O Pins also connect to the common analog mux.
48. Refer to the section 32-pin Part Pinout on page 12 for pin differences.



## **Ordering Code Definitions**





## Glossary (continued)

bias

- 1. A systematic deviation of a value from a reference value.
- The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block

- 1. A functional unit that performs a single function, such as an oscillator.
- A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

compiler

A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU F register, is set to '1'.

crystal oscillator

An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.

check (CRC)

cyclic redundancy A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus

A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

debugger

A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.

dead band

A period of time when neither of two or more signals are in their active state or in transition.

digital blocks

The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.

digital-to-analog (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital (ADC) converter performs the reverse operation.

Document Number: 38-12025 Rev. AH



## Glossary (continued)

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.

External Reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

Flash An electrically programmable and erasable, non-volatile technology that provides you the programmability and

data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is

OFF.

Flash block The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash

space that may be protected. A Flash block holds 64 bytes.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually

expressed in dB.

I<sup>2</sup>C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated

Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event external to that

process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between

successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect A circuit that senses Vdd and provides an interrupt to the system when Vdd falls below a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the Flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices.

width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the *slave device*.

Document Number: 38-12025 Rev. AH Page 46 of 55



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc cypress.com/memory Memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

## **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other teablitude of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-12025 Rev. AH Revised August 8, 2016 Page 55 of 55