

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, UART/USART
Peripherals	LVD, POR, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x8/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f117bagfp-50


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/I1D 1. OUTLINE

1.3.4 32-pin products

<R> • 32-pin plastic HVQFN (5 × 5 mm, 0.5 mm pitch)




- Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$
- Caution 2. Make AVss pin the same potential as Vss pin.
- Caution 3. Make AVDD pin the same potential as VDD pin.
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 (PIOR0).
- Remark 3. It is recommended to connect an exposed die pad to Vss.

RL78/I1D 1. OUTLINE

1.3.5 **48-pin products**

<R> • 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)



- Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μF).
- Caution 2. Make AVss pin the same potential as Vss pin.
- Caution 3. Make AVDD pin the same potential as VDD pin.
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 (PIOR0).

RL78/I1D 1. OUTLINE

1.6 Outline of Functions

Remark This outline describes the functions at the time when Peripheral I/O redirection register 0 (PIOR0) are set to 00H.

(1/2)

Ī		r	ł — — — — — — — — — — — — — — — — — — —	•	•	 				
		20-pin	24-pin	30-pin	32-pin	48-pin				
	Item	R5F1176x (x = 8, A)	R5F1177x (x = 8, A)	R5F117Ax (x = 8, A, C)	R5F117Bx (x = A, C)	R5F117Gx (x = A, C)				
Code flash me	mory (KB)	R5F1176x (x = 8, A) R5F1177x (x = 8, A) R5F117Ax (x = 8, A, C) R5F117Bx (x = 8, A, C) R5F117Bx (x = A, C) R5F117Gx (x = A, C) 8 to 16 KB 8 to 16 KB 8 to 32 KB 16 to 32 KB 16 to 32 KB 2 KB 2 KB 2 KB 2 KB 2 KB				16 to 32 KB				
Data flash mer	mory (KB)	2 KB	2 KB	2 KB	2 KB	2 KB				
RAM		0.7 to 2.0 KB	0.7 to 2.0 KB	0.7 to 3.0 KB Note	2.0 to 3.0 KB Note	2.0 to 3.0 KB Note				
Address space)	1 MB								
Main system clock	High-speed system clock (fмx)	HS (High-speed ma HS (High-speed ma LS (Low-speed ma LV (Low-voltage ma	, ain) mode:1 to 20 MH ain) mode:1 to 16 MH in) mode:1 to 8 MHz ain) mode:1 to 4 MHz	Hz (V_{DD} = 2.7 to 3.6 \ Hz (V_{DD} = 2.4 to 3.6 \ (V_{DD} = 1.8 to 3.6 \V), z (V_{DD} = 1.6 to 3.6 \V)	/), /),					
	High-speed on-chip oscillator clock (fін) Max: 24 MHz	HS (High-speed ma	ain) mode: 1 to 16 M	$IHz (V_{DD} = 2.4 \text{ to } 3.6)$	V),					
	Middle-speed on-chip oscillator clock (fim) Max: 4 MHz	LV (Low-voltage ma	ain) mode: 1 to 4 MF	lz (VDD = 1.6 to 3.6 \	* .					
Subsystem clock	Subsystem clock oscillator (fsx, fsxr)	32.768 kHz (TYP.): V _{DD} = 1.6 to 3.6 V								
	Low-speed on-chip oscillator clock (fiL)	r 15 kHz (TYP.): V _{DD} = 1.6 to 3.6 V								
General-purpo	se register	8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)								
Minimum instru	uction execution time	0.04167 μs (High-s								
		0.05 μs (High-spee	d system clock: fмх =	= 20 MHz operation)						
		(Subsystem clock oscillator clock: fsx = 32.768 kHz								
Instruction set		Adder and subtra Multiplication (8 b Multiplication and	ctor/logical operation its \times 8 bits, 16 bits \times Accumulation (16 bits	16 bits), Division (16 its \times 16 bits + 32 bits)	,				
I/O port	Total	14	18	24	26	42				
	CMOS I/O	11	15	19	21	33				
	CMOS input	3	3	5	5	5				
	N-ch open-drain I/O (6 V tolerance)	_	_	_	_	4				
Timer	16-bit timer	4 channels	<u>I</u>	I	I	I				
	Watchdog timer	1 channel								
	Real-time clock	1 channel								
	12-bit interval timer	1 channel								
	8/16-bit interval timer	4 channels (8 bit) /	2 channels (16 bit)							
	Timer output	2	4	3	4	4				
	RTC output	-	_	• 1 Hz	•	other clock:				

Note

<R>

The flash library uses RAM in self-programming and rewriting of the data flash memory. The target products and start address of the RAM areas used by the flash library are shown below.

R5F117xC (x = A, B, G): Start address FF300H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.



2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V) (TA = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

(1/4)

Parameter	Symbol			Conditions	i			MIN.	TYP.	MAX.	U								
Supply current Note 1	IDD1	Operating mode	HS (high-speed main) mode	f _{IH} = 24 MHz Note 3, T _A = -40 to +105°C	Basic operation	V _{DD} = 3.0 V			1.4		n								
			HS (high-speed main) mode	f _{IH} = 24 MHz Note 3, T _A = -40 to +85°C	Normal operation	V _{DD} = 3.0 V			3.2	6.3	n								
				f _{IH} = 24 MHz Note 3, T _A = +85 to +105°C	Normal operation	V _{DD} = 3.0 V				6.7	1								
				f _{IH} = 16 MHz Note 3, T _A = -40 to +85°C	Normal operation	V _{DD} = 3.0 V			2.4	4.6	Ì								
				f _{IH} = 16 MHz Note 3, T _A = +85 to +105°C	Normal operation	V _{DD} = 3.0 V				4.9	Ì								
			LS (low-speed main)	f _{IH} = 8 MHz Note 3,	Normal	V _{DD} = 3.0 V			1.1	2.0									
			mode (MCSEL = 0)	T _A = -40 to +85°C	operation	V _{DD} = 2.0 V			1.1	2.0									
			LS (low-speed main)	fin = 4 MHz Note 3,	Normal	V _{DD} = 3.0 V			0.72	1.30									
			mode (MCSEL = 1)	T _A = -40 to +85°C	operation	V _{DD} = 2.0 V			0.72	1.30									
				f _{IM} = 4 MHz Note 7,	Normal	V _{DD} = 3.0 V			0.58	1.10									
				T _A = -40 to +85°C	operation	V _{DD} = 2.0 V			0.58	1.10	-								
			LV (low-voltage main)	fin = 3 MHz Note 3,	Normal	V _{DD} = 3.0 V V _{DD} = 2.0 V			1.2	1.8	Ť								
			mode	T _A = -40 to +85°C	operation				1.2	1.8	1								
			LP (low-power main)	fin = 1 MHz Note 3,	Normal	V _{DD} = 3.0 V			290	480	Ť								
			mode Note 5 (MCSEL = 1)	T _A = -40 to +85°C	operation	V _{DD} = 2.0 V			290	480	1								
				fim = 1 MHz Note 5,		V _{DD} = 3.0 V			124	230	Ĭ								
				T _A = -40 to +85°C	operation	V _{DD} = 2.0 V			124	230									
					HS (high-speed main) mode	f _{MX} = 20 MHz Note 2,	Normal	V _{DD} = 3.0 V	Square wave input		2.7	5.3							
			mode	T _A = -40 to +85°C	operation		Resonator connection		2.8	5.5	_								
				f _{MX} = 20 MHz Note 2, T _A = +85 to +105°C			Square wave input			5.7									
					operation		Resonator connection			5.8	1								
												f _{MX} = 10 MHz Note 2, T _A = -40 to +85°C	Normal operation	V _{DD} = 3.0 V	Square wave input		1.8	3.1	_
							Resonator connection		1.9	3.2	1								
				f _{MX} = 10 MHz Note 2, T _A = +85 to +105°C	Normal operation	V _{DD} = 3.0 V	Square wave input			3.4	_								
			LC (law and d main)			\/ = 2 0 \/	Resonator connection		0.0	3.5	+								
			LS (low-speed main) mode	$f_{MX} = 8 \text{ MHz }^{\text{Note 2}},$ $T_{A} = -40 \text{ to } +85^{\circ}\text{C}$	Normal operation	V _{DD} = 3.0 V	Square wave input		0.9 1.0	1.9 2.0	-								
			(MCSEL = 0)	f = 0 MI I= Note 2	Normal	V _{DD} = 2.0 V	Resonator connection Square wave input		0.9	1.9	+								
				$f_{MX} = 8 \text{ MHz }^{\text{Note 2}},$ $T_{A} = -40 \text{ to } +85^{\circ}\text{C}$	operation		Resonator connection		1.0	2.0	-								
			LS (low-speed main)	f A MALL — Noto 2	Normal	V _{DD} = 3.0 V	Square wave input		0.6	1.1	+								
			mode	$f_{MX} = 4 \text{ MHz Note 2},$ $T_A = -40 \text{ to } +85^{\circ}\text{C}$	operation	V55 0.0 V	Resonator connection		0.6	1.2	1								
			(MCSEL = 1)	f _{MX} = 4 MHz Note 2,	Normal	V _{DD} = 2.0 V	Square wave input		0.6	1.1	1								
				$T_A = -40 \text{ to } +85^{\circ}\text{C}$	operation		Resonator connection		0.6	1.2	1								
			LP (low-power main)	f _{MX} = 1 MHz Note 2,	Normal	V _{DD} = 3.0 V	Square wave input		100	190	t								
		LP (low-power main) mode (MCSEL = 1)	mode	T _A = -40 to +85°C	operation		Resonator connection		136	250	1								
			f _{MX} = 1 MHz Note 2,	Normal	V _{DD} = 2.0 V	Square wave input		100	190	t									
				T _A = -40 to +85°C	operation		Resonator connection		136	250	1								

(Notes and Remarks are listed on the next page.)

<R>

<R>

(Ta = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V) (Ta = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

(3/4)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current	I _{DD2}	HALT	HS (high-speed main) mode	fin = 24 MHz Note 4,	V _{DD} = 3.0 V			0.37	1.83	mA
Note 1	Note 2	mode		T _A = -40 to +85°C						
				fih = 24 MHz Note 4,	V _{DD} = 3.0 V				2.85	
				T _A = +85 to +105°C						
				fin = 16 MHz Note 4,	V _{DD} = 3.0 V			0.36	1.38	
				T _A = -40 to +85°C						
				fin = 16 MHz Note 4,	V _{DD} = 3.0 V				2.08	
				T _A = +85 to +105°C						
			LS (low-speed main) mode	fin = 8 MHz Note 4,	V _{DD} = 3.0 V			250	710	μΑ
			(MCSEL = 0)	T _A = -40 to +85°C	$V_{DD} = 2.0 \text{ V}$			250	710	
			LS (low-speed main) mode	fin = 4 MHz Note 4,	V _{DD} = 3.0 V			204	400	μΑ
			(MCSEL = 1)	T _A = -40 to +85°C	$V_{DD} = 2.0 \text{ V}$			204	400	
				f _{IM} = 4 MHz Note 7,	V _{DD} = 3.0 V			40	250	
				T _A = -40 to +85°C	V _{DD} = 2.0 V			40	250	
			LV (low-voltage main) mode	fin = 3 MHz Note 4,	V _{DD} = 3.0 V			425	800	μΑ
				T _A = -40 to +85°C	V _{DD} = 2.0 V			425	800	
			LP (low-power main) mode	fin = 1 MHz Note 4,	V _{DD} = 3.0 V			192	400	μА
			(MCSEL = 1)	$T_A = -40 \text{ to } +85^{\circ}\text{C}$	$V_{DD} = 3.0 \text{ V}$			192	400	μΑ
			(V _{DD} = 3.0 V			27	100	
				fim = 1 MHz Note 7,	$V_{DD} = 3.0 \text{ V}$ $V_{DD} = 2.0 \text{ V}$			27	100	
				T _A = -40 to +85°C						
			HS (high-speed main) mode	f _{MX} = 20 MHz Note 3,	V _{DD} = 3.0 V	Square wave input		0.20	1.55	mA
				T _A = -40 to +85°C		Resonator connection		0.40	1.74	
				$f_{MX} = 20 \text{ MHz} \text{ Note } 3,$	$V_{DD} = 3.0 \text{ V}$	Square wave input			2.45	
				T _A = +85 to +105°C		Resonator connection			2.57	
				$f_{MX} = 10 \text{ MHz }^{Note 3},$	$V_{DD} = 3.0 \text{ V}$	Square wave input		0.15	0.86	
				$T_A = -40 \text{ to } +85^{\circ}\text{C}$		Resonator connection		0.30	0.93	
				$f_{MX} = 10 \text{ MHz} \text{ Note } 3,$	$V_{DD} = 3.0 \text{ V}$	Square wave input			1.28	
				$T_A = +85 \text{ to } +105^{\circ}\text{C}$		Resonator connection			1.36	
			LS (low-speed main) mode	f _{MX} = 8 MHz Note 3,	V _{DD} = 3.0 V	Square wave input		68	550	μΑ
			(MCSEL = 0)	T _A = -40 to +85°C		Resonator connection		120	590	
				f _{MX} = 8 MHz Note 3,	V _{DD} = 2.0 V	Square wave input		68	550	
				T _A = -40 to +85°C		Resonator connection		120	590	
			LS (low-speed main) mode	f _{MX} = 4 MHz Note 3,	V _{DD} = 3.0 V	Square wave input		23	128	μΑ
			(MCSEL = 1)	T _A = -40 to +85°C		Resonator connection		65	200	
				f _{MX} = 1 MHz Note 3,	V _{DD} = 2.0 V	Square wave input		23	128	
				T _A = -40 to +85°C		Resonator connection		65	200	
			LP (low-power main) mode	f _{MX} = 4 MHz Note 3,	V _{DD} = 3.0 V	Square wave input		10	64	μА
			(MCSEL = 1)	T _A = -40 to +85°C		Resonator connection		48	150	
				f _{MX} = 1 MHz Note 3.	V _{DD} = 2.0 V			10	64	
				T _A = -40 to +85°C		Resonator connection		48	150	
			Subsystem clock operation	fsx = 32.768 kHz,	1	Square wave input		0.24	0.57	μА
			,	T _A = -40°C Note 5		Resonator connection		0.42	0.76	ļ <i>1</i>
				fsx = 32.768 kHz,		Square wave input		0.30	0.57	
				$T_A = +25^{\circ}C$ Note 5		Resonator connection		0.54	0.76	
				fsx = 32.768 kHz,		Square wave input		0.35	1.17	
				TA = +50°C Note 5		Resonator connection		1	1.17	
								0.60		
				fsx = 32.768 kHz, T _A = +70°C Note 5		Square wave input		0.42	1.97	
						Resonator connection		0.70	2.16	
				fsx = 32.768 kHz,		Square wave input		0.80	3.37	
				T _A = +85°C Note 5		Resonator connection		0.95	3.56	
				fsx = 32.768 kHz,		Square wave input		1.80	17.10	
				T _A = +105°C Note 5		Resonator connection		2.20	17.50	
				fil = 15 kHz, TA = -40°0	Note 6			0.40	1.22	μΑ
				fil = 15 kHz, Ta = +25°	C Note 6			0.47	1.22	
				fil = 15 kHz, TA = +85°	C Note 6			0.80	3.30	

(Notes and Remarks are listed on the next page.)



(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V) (TA = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

(2/2)

Parameter	Symbol	Co	onditions	on 0.60 0.75 rformed and 420 720	Unit		
Self-programming operating current	IFSP Notes 1, 3				2.0	12.20	mA
BGO current	IBGO Notes 1, 2				2.0	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation AVREFP = VDD =3.0 V	The mode is performed Note 5		0.50	0.60	mA
		TA = -40 to +85°C	The A/D conversion operations are performed Note 1		0.60	0.75	mA
			The A/D conversion operations are performed Note 4		420	720	μΑ
		ADC operation AVREFP = VDD =3.0 V	The mode is performed Note 5		0.50	1.10	mA
		TA = +85 to +105°C	The A/D conversion operations are performed Note 1		0.60	1.34	mA
			The A/D conversion operations are performed Note 4		420	720	μΑ
		CSI/UART operation	T _A = -40 to +85°C		0.70	0.84	mA
			TA = +85 to +105°C		0.70	1.54	mA

- **Note 1.** Current flowing to VDD.
- Note 2. Current flowing during programming of the data flash.
- **Note 3.** Current flowing during self-programming.
- **Note 4.** Current flowing to AVDD.
- <R> Note 5. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/I1D User's Manual.
 - Remark 1. fil.: Low-speed on-chip oscillator clock frequency
 - Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - Remark 3. fclk: CPU/peripheral hardware clock frequency
 Remark 4. Temperature condition of the TYP. value is TA = 25°C

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)


(2/2)

Parameter	Symbol		Conditions	HS (high-s		LS (low-sp Mo	,	, ,	ower main) ode	LV (low-vol	tage main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SSI00 setup time	tssıĸ	DAPmn = 0	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$	120		120		120		120		ns
			2.4 V ≤ V _{DD} < 2.7 V	200		200		200		200		
			1.8 V ≤ V _{DD} < 2.4 V	_								
			1.6 V ≤ V _{DD} < 1.8 V	_		_		_		400		
		DAPmn = 1	2.7 V ≤ V _{DD} ≤ 3.6 V	1/fмск + 120		1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			2.4 V ≤ V _{DD} < 2.7 V	1/fмск + 200		1/fмск + 200		1/fмск + 200		1/fмск + 200		
			1.8 V ≤ V _{DD} < 2.4 V	_								
			1.6 V ≤ V _{DD} < 1.8 V	_		_		_		1/fмск + 400		
SSI00 hold time	tkssi	DAPmn = 0	$2.7~\textrm{V} \leq \textrm{Vdd} \leq 3.6~\textrm{V}$	1/fмск + 120		1/fмск + 120		1/fмск + 120		1/fмск + 120		ns
			2.4 V ≤ V _{DD} < 2.7 V	1/fмск + 200		1/fмск + 200		1/fмск + 200		1/fмск + 200		
			1.8 V ≤ V _{DD} < 2.4 V	_								
			1.6 V ≤ V _{DD} < 1.8 V	_		_		_		1/fмск + 400		
		DAPmn = 1	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	120		120		120		120		ns
			2.4 V ≤ V _{DD} < 2.7 V	200		200		200		200		
			1.8 V ≤ V _{DD} < 2.4 V	_								
			1.6 V ≤ V _{DD} < 1.8 V	_		_		_		400		


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)

CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))



Remark 1. p: CSI number (p = 00, 01)

Remark 2. m: Unit number, n: Channel number (mn = 00, 01)

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(TA = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)


(2/2)

Parameter	Symbol		Conditions	HS (high-spee	ed main) Mode	Unit
raianietei	Symbol		Conditions	MIN.	MAX.	Offic
SSI00 setup time	tssik	DAPmn = 0	$2.7 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$	240		ns
			2.4 V ≤ V _{DD} < 2.7 V	400		ns
		DAPmn = 1 $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$		1/fмск + 240		ns
			2.4 V ≤ V _{DD} < 2.7 V	1/fмск + 400		ns
SSI00 hold time	tkssi	DAPmn = 0	$2.7 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$	1/fмск + 240		ns
			2.4 V ≤ V _{DD} < 2.7 V	1/fмск + 400		ns
		DAPmn = 1	2.7 V ≤ V _{DD} ≤ 3.6 V	240		ns
			2.4 V ≤ V _{DD} < 2.7 V	400		ns


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)

CSI mode connection diagram (during communication at same potential)




CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))




Remark 1. p: CSI number (p = 00, 01)

Remark 2. m: Unit number, n: Channel number (mn = 00, 01)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01)

Remark 2. m: Unit number, n: Channel number (mn = 00, 01)

(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions		speed main) ode		peed main) ode		w-power mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq V_{DD} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$		1000 Note 1		400 Note 1		250 Note 1		400 Note 1	kHz
		$1.8~V \leq V_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$		_	-						
		1.8 V \leq V _{DD} $<$ 2.7 V, C _b = 100 pF, R _b = 5 kΩ		_		300 Note 1		250 Note 1		300 Note 1	
		$1.7 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$		_		_		-		250 Note 1	
		$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}Ω$		_		_		_			
Hold time when SCLr = "L"	tLOW	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V},$ $C_{\text{b}} = 50~\text{pF},~R_{\text{b}} = 2.7~\text{k}\Omega$	475		1150		1150		1150		ns
		$1.8~V \leq V_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	_								
		$1.8~V \leq V_{DD} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		1550		1550		1550		
		$1.7~V \leq V_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		_				1850		
		$1.6~V \leq V_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		_		l				
Hold time when SCLr = "H"	thigh	$2.7~V \leq V_{DD} \leq 3.6~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	475		1150		1150		1150		ns
		$1.8~V \leq V_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	_								
		$1.8~V \leq V_{DD} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$			1550		1550		1550		
		$1.7~V \leq V_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		_		l		1850		
		$1.6~V \leq V_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		_						
Data setup time (reception)	tsu: DAT	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	1/fмск + 85 Note 2		1/fмск + 145 Note 2		1/fмск + 145 Note 2		1/fмск + 145 Note 2		ns
		$1.8~V \leq V_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	_								
		$1.8~V \leq V_{DD} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		1/fмск + 230 Note 2		1/fмск + 230 Note 2		1/fмск + 230 Note 2		
		$1.7~V \leq V_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		_		_		1/fмск + 290		
_		$1.6~V \leq V_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_		_		ı		Note 2		
Data hold time (transmission)	thd: dat	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V},$ $C_{\text{b}} = 50~\text{pF},~R_{\text{b}} = 2.7~\text{k}\Omega$	0	305	0	305	0	305	0	305	ns
		$1.8~V \leq V_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$	_	_		355		355		355	
		$1.8~V \leq V_{DD} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_	_							
		$1.7~V \leq V_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$	_	_	_	_	ı	_		405	
		$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}Ω$	_	_	_	_	_	_			

(Notes and Caution are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = +85 to 105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

(2/2)

Parameter	Symbol	Conditions	, ,	peed main) ode	Unit
			MIN.	MAX.	
SIp setup time (to SCKp†) Note 1	tsıĸ1	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 2.7~\textrm{V},$ $C_\textrm{b} = 30~\textrm{pF},~R_\textrm{b} = 2.7~\textrm{k}\Omega$	354		ns
		$2.4 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note } 3,$ $C_{b} = 30 \text{ pF, R}_{b} = 5.5 \text{ k}\Omega$	958		ns
SIp hold time (from SCKp↑) Note 1	tksı1	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $C_{b} = 30 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	38		ns
		$2.4~V \leq V_{DD} < 3.3~V, 1.6~V \leq V_b \leq 2.0~V~^{Note~3},$ $C_b = 30~pF,~R_b = 5.5~k\Omega$	38		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$2.7~\textrm{V} \leq \textrm{V}_{\textrm{DD}} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_{\textrm{b}} \leq 2.7~\textrm{V},$ $C_{\textrm{b}} = 30~\textrm{pF},~R_{\textrm{b}} = 2.7~\textrm{k}\Omega$		390	ns
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~^{Note~3},$ $C_b = 30~pF,~R_b = 5.5~k\Omega$		966	ns
SIp setup time (to SCKp↓) Note 2	tsıĸ1	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $C_{b} = 30 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	88		ns
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~^{Note~3},$ $C_b = 30~pF,~R_b = 5.5~k\Omega$	220		ns
SIp hold time (from SCKp↓) Note 2	tksi1	$2.7~\textrm{V} \leq \textrm{V}_{\textrm{DD}} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_{\textrm{b}} \leq 2.7~\textrm{V},$ $C_{\textrm{b}} = 30~\textrm{pF},~R_{\textrm{b}} = 2.7~\textrm{k}\Omega$	38		ns
		$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3~\textrm{V}, 1.6~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 2.0~\textrm{V}~\textrm{Note}~3,$ $C_\textrm{b} = 30~\textrm{pF},~R_\textrm{b} = 5.5~\textrm{k}\Omega$	38		ns
Delay time from SCKp† to SOp output Note 2	tkso1	$2.7~\textrm{V} \leq \textrm{V}_{\textrm{DD}} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_{\textrm{b}} \leq 2.7~\textrm{V},$ $C_{\textrm{b}} = 30~\textrm{pF},~R_{\textrm{b}} = 2.7~\textrm{k}\Omega$		50	ns
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~\text{Note 3},$ $C_b = 30~\text{pF},~R_b = 5.5~\text{k}\Omega$		50	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. Use it with $V_{DD} \ge V_b$.

(9) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = +85 to 105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

Daramatar	$ 2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V} \\ $		ditions	HS (high-spe	ed main) Mode	Unit
Parameter	Symbol	Cor	iditions	MIN.	MAX.	Unit
SCKp cycle time Note 1	tkcy2	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ns			
		$2.3~V \leq V_b \leq 2.7~V$	16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	24/fмск	MAX. MAX. 33 36 0 0 22 2/fmck + 428	ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	MIN. MAX. MHz < fmck ≤ 24 MHz 32/fmck MHz < fmck ≤ 20 MHz 28/fmck Hz < fmck ≤ 16 MHz 24/fmck Hz < fmck ≤ 8 MHz 16/fmck < ≤ 4 MHz 12/fmck MHz < fmck ≤ 24 MHz 72/fmck MHz < fmck ≤ 24 MHz 72/fmck MHz < fmck ≤ 20 MHz 64/fmck Hz < fmck ≤ 16 MHz 52/fmck Hz < fmck ≤ 16 MHz 32/fmck Hz < fmck ≤ 8 MHz 32/fmck < ≤ 4 MHz 20/fmck ⇒ ≤ 2.7 V tkcyz/2 - 36 ⇒ ≤ 2.7 V 1/fmck + 40 ⇒ ≤ 2.0 V Note 2 1/fmck + 60 1/fmck + 62 ⇒ ≤ 2.7 V 2/fmck + 428		ns
		,	20 MHz < fмcк ≤ 24 MHz		ns	
		$1.6~V \le V_b \le 2.0~V~Note~2$	16 MHz < fмcк ≤ 20 MHz		ns	
			8 MHz < fмcк ≤ 16 MHz	52/fмск		ns
			4 MHz < fмcк ≤ 8 MHz	32/fмск	32/fmck 28/fmck 24/fmck 16/fmck 12/fmck 72/fmck 64/fmck 52/fmck 32/fmck 20/fmck tkcy2/2 - 36 tkcy2/2 - 100 1/fmck + 40 1/fmck + 60 1/fmck + 62 2/fmck + 428	ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tkH2, tkL2	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V}$	/ ≤ V _b ≤ 2.7 V	tkcy2/2 - 36		ns
		2.4 V ≤ V _{DD} < 3.3 V, 1.6 V	/ ≤ V _b ≤ 2.0 V Note 2	tксү2/2 - 100		ns
SIp setup time (to SCKp↑) Note 3	tsık2	$2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}, 2.3 \text{ V}$	/ ≤ V _b ≤ 2.7 V	1/fмск + 40		ns
		2.4 V ≤ V _{DD} < 3.3 V, 1.6 \	/ ≤ V _b ≤ 2.0 V Note 2	1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 4	tks12			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 5	tkso2	· ·	/ ≤ V _b ≤ 2.7 V		2/fmck + 428	ns
		2.4 V \leq V _{DD} $<$ 3.3 V, 1.6 V C _b = 30 pF, R _b = 5.5 k Ω	/ ≤ V _b ≤ 2.0 V Note 2		2/fмск + 1146	ns

(Notes and Caution are listed on the next page. Remarks are listed on the page after the next page.)

(10) Communication at different potential (1.8 V, 2.5 V) (simplified I²C mode)

(TA = -40 to 85°C, 1.8 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

Parameter	Sym	Conditions	` `	•	,	•	,	•	,	Ü	Unit
	DOI		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	Conditions Inally wode Inally wode Inally wode	kHz									
											kHz
											kHz
Hold time when SCLr	tLOW	1	475		1550		1550		1550		ns
= "L"		1	1150		1550		1550		1550		ns
			1550		1550		1550		1550		ns
Hold time when SCLr	tнісн	1	200		610		610		610		ns
= "H"			600		610		610		610		ns
		1	610		610		610		610		ns
Data setup time (reception)		1	+ 135		+ 190		+ 190		+ 190		ns
		$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V},$ $C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega$	1/fмск + 190 Note 3		ns						
		$\begin{array}{l} 1.8 \; \text{V} \leq \text{V}_{\text{DD}} < 3.3 \; \text{V}, \; 1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 2}, \\ \\ C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 5.5 \; \text{k}\Omega \end{array}$	1/fмск + 190 Note 3		ns						
Data hold time (transmission)	thd: DAT	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	0	305	0	305	0	305	0	305	ns
		$ 2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $	0	355	0	355	0	355	0	355	ns
		$\begin{array}{c} 1.8 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V \ ^{\text{Note 2}}, \\ C_{b} = 100 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$	0	405	0	405	0	405	0	405	ns

Note 1. The value must also be equal to or less than fMCK/4.

Note 2. Use it with $VDD \ge Vb$.


Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



Remark 1. Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage


Remark 2. r: IIC number (r = 00, 01), g: PIM, POM number (g = 5)

Remark 3. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

n: Channel number (n = 0, 1), mn = 00, 01)

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** r: IIC number (r = 00, 01), g: PIM and POM numbers (g = 5)
- Remark 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

 n: Channel number (n = 0, 1), mn = 00, 01)

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI2 to ANI13

(TA = -40 to +85°C, 1.6 V \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	8		12	bit
			1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	8		10 Note 1	
			$1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$		8 Note 2	2	
Overall error Note 3	AINL	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±6.0	LSB
		10-bit resolution	$1.8 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±5.0	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.5	
Conversion time	tconv	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	3.375			μs
		ADTYP = 0, 10-bit resolution Note 1	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	6.75			
		ADTYP = 0, 8-bit resolution Note 2	1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	13.5			
		ADTYP = 1,	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	2.5625			
		8-bit resolution	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	5.125			
			$1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$	10.25			
Zero-scale error Note 3	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±4.5	LSB
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±4.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	
Full-scale error Note 3	Ers	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±4.5	LSB
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±4.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	
Integral linearity error	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	LSB
Note 3		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.0	
Differential linearity error	DLE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5	LSB
Note 3		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.0	
Analog input voltage	Vain			0		AVREFP	V

Note 1. Cannot be used for lower 2 bit of ADCR registerNote 2. Cannot be used for lower 4 bit of ADCR register

Note 3. Excludes quantization error ($\pm 1/2$ LSB).

 ${\bf Caution} \qquad {\bf Always} \ {\bf use} \ {\bf AVdd} \ {\bf pin} \ {\bf with} \ {\bf the} \ {\bf same} \ {\bf potential} \ {\bf as} \ {\bf the} \ {\bf Vdd} \ {\bf pin}.$

(3) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI16 to ANI18, internal reference voltage, temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, 1.6 V \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Resolution	Res		$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	8		12	bit	
			$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	8		10 Note 1		
		$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$		8 Note 2				
Overall error Note 3	AINL	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±7.0	LSB	
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±5.5		
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±3.0		
Conversion time	tconv	ADTYP = 0, 12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	4.125			μs	
		ADTYP = 0, 10-bit resolution Note 1	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	9.5				
		ADTYP = 0, 8-bit resolution Note 2	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	57.5				
		ADTYP = 1,	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	3.3125				
		8-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	7.875				
			$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	54.25				
Zero-scale error Note 3	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±5.0	LSB	
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±5.0		
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.5		
Full-scale error Note 3	Efs	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±5.0	LSB	
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±5.0		
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.5		
Integral linearity error Note 3	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±3.0	LSB	
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0		
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5		
Differential linearity error Note 3	DLE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	LSB	
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0		
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5		
Analog input voltage	VAIN			0 AVREFP		V		
		Internal reference voltage (1.8 V \leq VDD \leq 3.6 V)		V _{BGR} Note 4				
		Temperature sensor ou	tput voltage (1.8 V ≤ VDD ≤ 3.6 V)	V _{TMP25} Note 4				

Note 1. Cannot be used for lower 2 bits of ADCR register

Caution Always use AVDD pin with the same potential as the VDD pin.

Note 2. Cannot be used for lower 4 bits of ADCR register

Note 3. Excludes quantization error ($\pm 1/2$ LSB).

Note 4. Refer to 2.6.2 Temperature sensor, internal reference voltage output characteristics.

(7) When reference voltage (+) = AV_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI13

(TA = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVss = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \le \text{AVdd} \le 3.6 \text{ V}$	8		12	bit
Overall error Note	AINL	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±7.5	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	3.375			μs
Zero-scale error Note	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AVdd} \le 3.6 \text{ V}$			±6.0	LSB
Full-scale error Note	Ers	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±6.0	LSB
Integral linearity error Note	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±3.0	LSB
Differential linearity error Note	DLE	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±2.0	LSB
Analog input voltage	Vain			0		AVDD	V

Note Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

(10) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI13, ANI16 to ANI18

(TA = +85 to +105°C, 2.4 V \leq VDD, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = internal reference voltage, Reference voltage (-) = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		8			bit
Conversion time	tconv	8-bit resolution	16.0			μs
Zero-scale error Note	Ezs	8-bit resolution			±4.0	LSB
Integral linearity error Note	ILE	8-bit resolution			±2.0	LSB
Differential linearity error Note	DLE	8-bit resolution			±2.5	LSB
Analog input voltage	VAIN		0		VBGR	V

Note Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

2.6.2 Temperature sensor, internal reference voltage output characteristics

(TA = -40 to 85°C, 1.8 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V) (TA = +85 to 105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, Ta = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.50	V
Temperature coefficient	FVTMPS	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp	2.4 V ≤ VDD ≤ 3.6 V	5			μs
		1.8 V ≤ V _{DD} < 2.4 V	10			

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.3.0-1 November 2016)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

and Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Unit 1601-1611, 16/F., Tower 2, Grand Cent Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

p Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141