

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, UART/USART
Peripherals	LVD, POR, WDT
Number of I/O	21
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2K x 8
/oltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 12x8/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-HVQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f117bagna-20


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/I1D 1. OUTLINE

### 1.3.4 32-pin products

<R> • 32-pin plastic HVQFN (5 × 5 mm, 0.5 mm pitch)




- Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$
- Caution 2. Make AVss pin the same potential as Vss pin.
- Caution 3. Make AVDD pin the same potential as VDD pin.
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 (PIOR0).
- Remark 3. It is recommended to connect an exposed die pad to Vss.

RL78/I1D 1. OUTLINE

### 1.3.5 **48-pin products**

<R> • 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)



- Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}$ ).
- Caution 2. Make AVss pin the same potential as Vss pin.
- Caution 3. Make AVDD pin the same potential as VDD pin.
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 (PIOR0).

RL78/I1D 1. OUTLINE

### 1.6 Outline of Functions

**Remark** This outline describes the functions at the time when Peripheral I/O redirection register 0 (PIOR0) are set to 00H.

(1/2)

Ī		r	ł — — — — — — — — — — — — — — — — — — —	•	•	<del> </del>			
		20-pin	24-pin	30-pin	32-pin	48-pin			
	Item	R5F1176x (x = 8, A)	R5F1177x (x = 8, A)	R5F117Ax (x = 8, A, C)	R5F117Bx (x = A, C)	R5F117Gx (x = A, C)			
Code flash me	mory (KB)	8 to 16 KB	8 to 16 KB	8 to 32 KB	16 to 32 KB	16 to 32 KB			
Data flash mer	mory (KB)	2 KB	2 KB	2 KB	2 KB	2 KB			
RAM		0.7 to 2.0 KB	0.7 to 2.0 KB	0.7 to 3.0 KB Note	2.0 to 3.0 KB Note	2.0 to 3.0 KB Note			
Address space	)	1 MB							
Main system clock	High-speed system clock (fмx)	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode:1 to 20 MHz (VDD = 2.7 to 3.6 V), HS (High-speed main) mode:1 to 16 MHz (VDD = 2.4 to 3.6 V), LS (Low-speed main) mode:1 to 8 MHz (VDD = 1.8 to 3.6 V), LV (Low-voltage main) mode:1 to 4 MHz (VDD = 1.6 to 3.6 V), LP (Low-power main) mode:1 MHz (VDD = 1.8 to 3.6 V)							
	High-speed on-chip oscillator clock (fін) Max: 24 MHz	HS (High-speed ma	ain) mode: 1 to 16 M	IHz (V <sub>DD</sub> = 2.7 to 3.6 IHz (V <sub>DD</sub> = 2.4 to 3.6	V),				
	Middle-speed on-chip oscillator clock (fim) Max: 4 MHz	LS (Low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 3.6 V), LV (Low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 3.6 V), LP (Low-power main) mode: 1 MHz (VDD = 1.8 to 3.6 V)							
Subsystem clock	Subsystem clock oscillator (fsx, fsxr)	— XT1 (crystal) oscillation 32.768 kHz (TYP.): Vdd = 1.6 to 3.6 V							
	Low-speed on-chip oscillator clock (fiL)	15 kHz (TYP.): V <sub>DD</sub> = 1.6 to 3.6 V							
General-purpo	se register	8 bits × 32 registers	s (8 bits × 8 registers	×4 banks)					
Minimum instru	Minimum instruction execution time		peed on-chip oscillat	or clock: fin = 24 MH	lz operation)				
			d system clock: fмх =	= 20 MHz operation)					
			— 30.5 μs (Subsystem clock oscillator clock: fsx = 32.768 kHz operation)						
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits + 16 bits, 32 bits + 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>							
I/O port	Total	14	18	24	26	42			
	CMOS I/O	11	15	19	21	33			
	CMOS input	3	3	5	5	5			
	N-ch open-drain I/O (6 V tolerance)	_	_	_	_	4			
Timer	16-bit timer	4 channels	<u>I</u>	I	I	I			
	Watchdog timer	1 channel							
	Real-time clock	1 channel							
	12-bit interval timer	1 channel							
	8/16-bit interval timer	4 channels (8 bit) /	2 channels (16 bit)						
	Timer output	2	4	3	4	4			
	RTC output	-	_	1 channel • 1 Hz (subsystem clock fsx = 32.768 kHz)	generator and RTC/	other clock:			

Note

<R>

The flash library uses RAM in self-programming and rewriting of the data flash memory. The target products and start address of the RAM areas used by the flash library are shown below.

R5F117xC (x = A, B, G): Start address FF300H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.



### 2. ELECTRICAL SPECIFICATIONS

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/I1D User's Manual.
- Caution 3. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C.

  Derating is the systematic reduction of load for the sake of improved reliability.
- Caution 4. When operating temperature exceeds 85°C, only HS (high-speed main) mode can be used as the flash operation mode. Regulator mode should be used with the normal setting (MCSEL = 0).



- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, operational amplifier, comparator, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the HALT instruction is executed in the flash memory.
- **Note 3.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- **Note 4.** When the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Note 5. When the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and high-speed on-chip oscillator clock are stopped. When RTCLPC = 1 and ultra-low-power consumption oscillation is set (AMPHS1, AMPHS0) = (1, 0). The values include the current flowing into the real-time clock. However, the values do not include the current flowing into the 12-bit interval timer and watchdog timer.
- **Note 6.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, high-speed system clock, and sub clock are stopped.
- **Note 7.** When the high-speed system clock, high-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fih: High-speed on-chip oscillator clock frequency (24 MHz max.)

  Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsx: Sub clock frequency (XT1 clock oscillation frequency)
- Remark 6. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or low-speed on-chip oscillator clock frequency)
- Remark 7. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V) (TA = +85 to +105°C, 2.4 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V)

(1/2)

			<u> </u>				
Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	I <sub>FIL</sub> Note 1				0.20		μА
RTC operating current	I <sub>RTC</sub> Notes 1, 2, 3	fsx = 32.768 kHz			0.02		μА
12-bit interval timer operating current	I <sub>TMKA</sub> Notes 1, 2, 4	fsx = 32.768 kHz			0.04		μА
8-bit interval timer operating current	I <sub>TMT</sub> Notes 1, 9	fsx = 32.768 kHz	8-bit counter mode × 2-channel operation		0.12		μА
		fmain stopped (per unit)	16-bit counter mode operation		0.10		μА
Watchdog timer operating current	I <sub>WDT</sub> Notes 1, 2, 5	fil = 15 kHz			0.22		μА
A/D converter operating current	I <sub>ADC</sub> Notes 6, 10	During maximum-speed conversion	• '		420	720	μА
Avref(+) current	I <sub>AVREF</sub> Note 11	AVREFP = 3.0 V, ADREFP1	= 0, ADREFP0 = 1		14.0	25.0	μА
Internal reference voltage (1.45 V) current	I <sub>ADREF</sub> Notes 1, 12				85.0		μА
Temperature sensor operating current	I <sub>TMPS</sub> Note 1				85.0		μА
Comparator operating current	I <sub>CMP</sub> Notes 8, 10	AV <sub>DD</sub> = 3.6 V, Regulator output voltage	Comparator high-speed mode Window mode		12.5		μА
		= 2.1 V	Comparator low-speed mode Window mode		3.0		
			Comparator high-speed mode Standard mode		6.5		
			Comparator low-speed mode Standard mode		1.7		
		AV <sub>DD</sub> = 3.6 V, Regulator output voltage = 1.8 V	Comparator high-speed mode Window mode		8.0		
			Comparator low-speed mode Window mode		2.2		
			Comparator high-speed mode Standard mode		4.0		
			Comparator low-speed mode Standard mode		1.3		
Operational amplifier operating current	I <sub>AMP</sub> Notes 10, 13	Low-power consumption	One operational amplifier unit operates Note 14		2.5	4.0	μА
		mode	Two operational amplifier units operate Note 14		4.5	8.0	
			Three operational amplifier units operate Note 14		6.5	11.0	
			Four operational amplifier units operate Note 14		8.5	14.0	
		High-speed mode	One operational amplifier unit operates Note 14		140	220	
			Two operational amplifier units operate Note 14		280	410	
			Three operational amplifier units operate Note 14		420	600	
			Four operational amplifier units operate Note 14		560	780	
LVD operating current	I <sub>LVD</sub> Notes 1, 7				0.10		μА

(Notes and Remarks are listed on the next page.)

### (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

### $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le AVDD = VDD \le 3.6 \text{ V}, VSS = AVSS = 0 \text{ V})$

(1/2)

Parameter	Symbol	Cond	litions		peed main) ode		peed main) ode		w-power mode	LV (low- main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy2	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$	fмск > 16 MHz	8/fмск		_	_	_	_	_	_	ns
Note 5			fмcк ≤ 16 MHz	6/fмск		6/fмск		6/fмск		6/fмск		
		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	6/fмск and 500		6/fмск		6/fмск		6/fмск			
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	_		6/fмск		6/fмск		6/fмск			
		1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V		_		_		_		1		
		1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		_		_		_		1		
SCKp high-/ low-level width	tkH2, tkL2	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V		tkcy2/2 -		tксу2/2 - 8		tксу2/2 - 8		tксү2/2 - 8		ns
	$2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$	tксу2/2 - 18		tксу2/2 - 18		tксү2/2 - 18		tксү2/2 - 18				
		$1.8~V \leq V_{DD} \leq 3.6~V$	_									
		1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V		_		_		1		tксү2/2		
		$1.6~V \le V_{DD} \le 3.6~V$		_		_		_		- 66		
SIp setup time (to SCKp↑)	tsik2	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$		1/fмск + 20		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
Note 1		2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V	1/fмск + 30									
		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V	_									
		1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_		_		_		1/fмск			
		1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		_		_		_		+ 40		
SIp hold time (from SCKp↑)	tksı2	2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V		1/fмск + 31		1/fмск + 31		1/fмcк + 31		1/fмск + 31		ns
Note 2		1.8 V ≤ V <sub>DD</sub> ≤ 3.6 V		_								
		1.7 V ≤ V <sub>DD</sub> ≤ 3.6 V		_		_		_		1/fмск		
		1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		_		_		_		+ 250		
Delay time from SCKp↓ to SOp	tkso2	C = 30 pF Note 4	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110		2/fмск + 110	ns
output Note 3		2	2.4 V ≤ V <sub>DD</sub> ≤ 3.6 V		2/fмск + 75	1						
		$1.8~V \leq V_{DD} \leq 3.6~V$		_	1							
			$1.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$		_		_		_		2/fмск	1
			1.6 V ≤ V <sub>DD</sub> ≤ 3.6 V		_		_		_	1	+ 220	

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)
- Remark 2. fmck: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,  $% \left( \frac{1}{2}\right) =\frac{1}{2}\left( \frac{1}{2}\right) =$
  - n: Channel number (mn = 00, 01))



### (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)


### $(TA = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0 \text{ V})$

(1/2)


Parameter	Symbol	Cond	tions	HS (high-speed	main) Mode	Unit
raiailletei	Symbol	Cond	IIIIIS	MIN.	MAX.	Unit
SCKp cycle time Note 5	tkcy2	2.7 V ≤ VDD < 3.6 V	fмcк > 16 MHz	16/fмск		ns
			fмск ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ V <sub>DD</sub> < 2.7 V 12/fмск and 1000			ns	
SCKp high-/low-level width	tkH2, tkL2	$2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$		tkcy2/2 - 16		ns
		2.4 V ≤ VDD < 2.7 V		tксу2/2 - 36		ns
SIp setup time (to SCKp↑) Note 1	tsık2	$2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$		1/fмск + 40		ns
		2.4 V ≤ VDD < 2.7 V		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 2	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 3	tkso2	C = 30 pF Note 4	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$		2/fмск + 66	ns
			$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$		2/fмск + 113	ns

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)
- Remark 2. fmck: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  - n: Channel number (mn = 00, 01))

### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



**Remark 1.** Rb[ $\Omega$ ]: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance


Remark 2. r: IIC number (r = 00, 01), g: PIM number (g = 5), h: POM number (h = 5)

Remark 3. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

n: Channel number (n = 0, 1), mn = 00, 01)

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 5)

# (8) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = +85 to 105°C, 2.4 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V)

(2/2)

Parameter	Symbol	Conditions	, ,	peed main) ode	Unit
			MIN.	MAX.	
SIp setup time (to SCKp†) Note 1	tsıĸ1	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 2.7~\textrm{V},$ $C_\textrm{b} = 30~\textrm{pF},~R_\textrm{b} = 2.7~\textrm{k}\Omega$	354		ns
		$2.4 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note } 3,$ $C_{b} = 30 \text{ pF, R}_{b} = 5.5 \text{ k}\Omega$	958		ns
SIp hold time (from SCKp↑) Note 1	tksı1	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $C_{b} = 30 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	38		ns
		$2.4~V \leq V_{DD} < 3.3~V, 1.6~V \leq V_b \leq 2.0~V~^{Note~3},$ $C_b = 30~pF,~R_b = 5.5~k\Omega$	38		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$2.7~\textrm{V} \leq \textrm{V}_{\textrm{DD}} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_{\textrm{b}} \leq 2.7~\textrm{V},$ $C_{\textrm{b}} = 30~\textrm{pF},~R_{\textrm{b}} = 2.7~\textrm{k}\Omega$		390	ns
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~^{Note~3},$ $C_b = 30~pF,~R_b = 5.5~k\Omega$		966	ns
SIp setup time (to SCKp↓) Note 2	tsıĸ1	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $C_{b} = 30 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	88		ns
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~^{Note~3},$ $C_b = 30~pF,~R_b = 5.5~k\Omega$	220		ns
SIp hold time (from SCKp↓) Note 2	tksi1	$2.7~\textrm{V} \leq \textrm{V}_{\textrm{DD}} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_{\textrm{b}} \leq 2.7~\textrm{V},$ $C_{\textrm{b}} = 30~\textrm{pF},~R_{\textrm{b}} = 2.7~\textrm{k}\Omega$	38		ns
		$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.3~\textrm{V}, 1.6~\textrm{V} \leq \textrm{V}_\textrm{b} \leq 2.0~\textrm{V}~\textrm{Note}~3,$ $C_\textrm{b} = 30~\textrm{pF},~R_\textrm{b} = 5.5~\textrm{k}\Omega$	38		ns
Delay time from SCKp† to SOp output Note 2	tkso1	$2.7~\textrm{V} \leq \textrm{V}_{\textrm{DD}} \leq 3.6~\textrm{V},~2.3~\textrm{V} \leq \textrm{V}_{\textrm{b}} \leq 2.7~\textrm{V},$ $C_{\textrm{b}} = 30~\textrm{pF},~R_{\textrm{b}} = 2.7~\textrm{k}\Omega$		50	ns
		$2.4~V \leq V_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~\text{Note 3},$ $C_b = 30~\text{pF},~R_b = 5.5~\text{k}\Omega$		50	ns

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)


Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. Use it with  $V_{DD} \ge V_b$ .

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 5)

### (10) Communication at different potential (1.8 V, 2.5 V) (simplified I<sup>2</sup>C mode)

(TA = +85 to  $105^{\circ}$ C, 2.4 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V)

Danamatan	C	Constitution of	HS (high-speed	l main) Mode	11
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fscL	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k} \Omega $		400 Note 1	kHz
		$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $		100 Note 1	kHz
		$ 2.4 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note 2},                                   $		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	1200		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	4600		ns
		$ 2.4 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note 2},                                   $	4650		ns
Hold time when SCLr = "H"	thigh	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k} \Omega $	500		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	2400		ns
		$ 2.4 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note 2},                                   $	1830		ns
Data setup time (reception)	tsu:dat	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	1/fmck + 340 Note 3		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	1/fmck + 760 Note 3		ns
		$ 2.4 \text{ V} \leq \text{V}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note 2},                                   $	1/fmck + 570 Note 3		ns
Data hold time (transmission)	thd:dat	$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 50 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	0	770	ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, $ $ C_{b} = 100 \text{ pF}, \ R_{b} = 2.7 \text{ k}\Omega $	0	1420	ns
		$2.4~V \leq V_{DD} < 3.3~V, \ 1.6~V \leq V_b \leq 2.0~V~Note~2,$ $C_b = 100~pF, \ R_b = 5.5~k\Omega$	0	1215	ns

Note 1. The value must also be equal to or less than fmck/4.

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



Note 2. Use it with  $VDD \ge Vb$ .

**Note 3.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

### Classification of A/D converter characteristics

Reference Voltage Input Channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = AVDD Reference voltage (-) = AVss	Reference voltage (+) = Internal reference voltage  Reference voltage (-) = AVss
High-accuracy channel; ANI0 to ANI13 (input buffer power supply: AVDD)	Refer to <b>2.6.1 (1)</b> .	Refer to <b>2.6.1 (2)</b> .	Refer to <b>2.6.1 (5)</b> .
	Refer to <b>2.6.1 (7)</b> .	Refer to <b>2.6.1 (7)</b> .	Refer to <b>2.6.1 (10)</b> .
Standard channel; ANI16 to ANI18 (input buffer power supply: VDD)	Refer to <b>2.6.1 (3)</b> . Refer to <b>2.6.1 (8)</b> .	Refer to <b>2.6.1 (4)</b> . Refer to <b>2.6.1 (9)</b> .	
Internal reference voltage,	Refer to <b>2.6.1 (3)</b> .	Refer to <b>2.6.1 (4)</b> .	_
Temperature sensor output voltage	Refer to <b>2.6.1 (8)</b> .	Refer to <b>2.6.1 (9)</b> .	

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI2 to ANI13

(TA = -40 to +85°C, 1.6 V  $\leq$  AVREFP  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	8		12	bit
			1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	8		10 Note 1	
			$1.6 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$		8 Note 2	2	
Overall error Note 3	AINL	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±6.0	LSB
		10-bit resolution	$1.8 \text{ V} \leq \text{AVREFP} \leq \text{AVDD} \leq 3.6 \text{ V}$			±5.0	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.5	
Conversion time	tconv	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	3.375			μs
		ADTYP = 0, 10-bit resolution Note 1	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	6.75			
		ADTYP = 0, 8-bit resolution Note 2	1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	13.5			
		ADTYP = 1,	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$	2.5625			
		8-bit resolution	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	5.125			
			1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	10.25			
Zero-scale error Note 3	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±4.5	LSB
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±4.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	
Full-scale error Note 3	Ers	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±4.5	LSB
		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±4.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	
Integral linearity error	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±2.0	LSB
Note 3		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.0	
Differential linearity error	DLE	12-bit resolution	$2.4 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5	LSB
Note 3		10-bit resolution	$1.8 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AVREFP} \le \text{AVDD} \le 3.6 \text{ V}$			±1.0	
Analog input voltage	Vain			0		AVREFP	V

Note 1. Cannot be used for lower 2 bit of ADCR registerNote 2. Cannot be used for lower 4 bit of ADCR register

**Note 3.** Excludes quantization error ( $\pm 1/2$  LSB).

 ${\bf Caution} \qquad {\bf Always} \ {\bf use} \ {\bf AVdd} \ {\bf pin} \ {\bf with} \ {\bf the} \ {\bf same} \ {\bf potential} \ {\bf as} \ {\bf the} \ {\bf Vdd} \ {\bf pin}.$ 

(7) When reference voltage (+) = AV<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI13

(TA = +85 to +105°C, 2.4 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVss = 0 V)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \le \text{AVdd} \le 3.6 \text{ V}$	8		12	bit
Overall error Note	AINL	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±7.5	LSB
Conversion time	tconv	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	3.375			μs
Zero-scale error Note	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AVdd} \le 3.6 \text{ V}$			±6.0	LSB
Full-scale error Note	Ers	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±6.0	LSB
Integral linearity error Note	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±3.0	LSB
Differential linearity error Note	DLE	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$			±2.0	LSB
Analog input voltage	Vain			0		AVDD	V

**Note** Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

### 2.6.4 Operational amplifier characteristics

(TA = -40 to +85°C, 1.8 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V) (TA = +85 to +105°C, 2.4 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	S	MIN.	TYP.	MAX.	Unit
Common mode input range	Vicm1	Low-power consumption mod	le	0.2		AVDD - 0.5	V
	Vicm2	High-speed mode		0.3		AVDD - 0.6	V
Output voltage range	Vo1	Low-power consumption mod	le	0.1		AVDD - 0.1	V
	Vo2	High-speed mode		0.1		AVDD - 0.1	V
Input offset voltage	Vioff			-10		10	mV
Open gain	Av			60	120		dB
Gain-bandwidth (GB) product	GBW1	Low-power consumption mod		0.04		MHz	
	GBW2	High-speed mode			1.7		MHz
Phase margin	PM	CL = 20 pF		50			deg
Gain margin	GM	CL = 20 pF	10			dB	
Equivalent input noise	Vnoise1	f = 1 kHz	Low-power		230		nV/√Hz
	Vnoise2	f = 10 kHz	consumption mode		200		nV/√Hz
	Vnoise3	f = 1 kHz	High-speed mode		90		nV/√Hz
	Vnoise4	f = 2 kHz			70		nV/√Hz
Power supply reduction ratio	PSRR				90		dB
Common mode signal reduction ratio	CMRR				90		dB
Operation stabilization wait time	Tstd1	CL = 20 pF Only operational amplifier is	Low-power consumption mode	650			μs
	Tstd2	activated Note	High-speed mode	13			μs
	Tstd3	CL = 20 pF Operational amplifier and	Low-power consumption mode	650			μs
	Tstd4	reference current circuit are activated simultaneously	High-speed mode	13			μs
Settling time	Tset1	CL = 20 pF	Low-power consumption mode			750	μs
	Tset2		High-speed mode			13	μs
Slew rate	Tslew1	CL = 20 pF	Low-power consumption mode		0.02		V/μs
	Tslew2		High-speed mode		1.1		V/μs
Load current	lload1	Low-power consumption mod	le	-100		100	μА
	Iload2	High-speed mode		-100		100	μА
Load capacitance	CL					20	pF


**Note** When the operational amplifier reference current circuit is activated in advance.

### 2.6.5 POR circuit characteristics

(TA = -40 to +105°C, Vss = AVss = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	Ta = -40 to +85°C	1.47	1.51	1.55	V
		1	Ta = +85 to +105°C	1.45	1.51	1.57	V
	VPDR	Power supply fall time Note 1	Ta = -40 to +85°C	1.46	1.50	1.54	V
			Ta = +85 to +105°C	1.44	1.50	1.56	V
Minimum pulse width Note 2	Tpw1	Other than STOP/SUB HALT/SUB RUN	Ta = +40 to +105°C	300			μs
	Tpw2	STOP/SUB HALT/SUB RUN	T <sub>A</sub> = +40 to +105°C	300			μs

- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



### 2.9 Dedicated Flash Memory Programmer Communication (UART)

(TA = -40 to +85°C, 1.8 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V) (TA = +85 to +105°C, 2.4 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate During serial programming		115,200		1,000,000	bps	

### 2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V) (TA = +85 to +105°C, 2.4 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified Note 1	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends Note 1	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory) Notes 1, 2	thD	POR and LVD reset must end before the external reset ends.	1			ms

- Note 1. Deassertion of the POR and LVD reset signals must precede deassertion of the pin reset signal.
- Note 2. This excludes the flash firmware processing time (723 μs).



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends thD: How long to keep the TOOL0 pin at the low level from when the external resets end

(excluding the processing time of the firmware to control the flash memory)

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.3.0-1 November 2016)



### **SALES OFFICES**

### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

and Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Unit 1601-1611, 16/F., Tower 2, Grand Cent Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Tel: +60-3-7955-9390, Fax: +60-3-7955-9510 p Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141