

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, UART/USART |
| Peripherals | LVD, POR, WDT |
| Number of I/O | 21 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 3K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 3.6V |
| Data Converters | A/D 12x8/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-VFQFN Exposed Pad |
| Supplier Device Package | 32-HVQFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f117bcgna-20 |


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/I1D 1. OUTLINE

1.2 Ordering Information

Figure 1 - 1 Part Number, Memory Size, and Package of RL78/I1D



Note 1. 24-pin products Note 2. 32-pin products RL78/I1D 1. OUTLINE

1.4 Pin Identification

ANI0 to ANI13, : Analog input PCLBUZ0, PCLBUZ1 : Programmable clock output/buzzer ANI16 to ANI18 output AVDD **REGC** : Regulator capacitance : Analog power supply **AV**REFM : A/D converter reference RESET : Reset potential (- side) input RTC1HZ : Real-time clock correction clock (1 Hz) **AV**REFP : A/D converter reference output potential (+ side) input RxD0 : Receive data **AVss** : Analog ground SCK00, SCK01 : Serial clock input/output SCL00, SCL01 **EXCLK** : External clock input : Serial clock input/output (main system clock) SDA00, SDA01 : Serial data input/output **EXCLKS** : External clock input SI00, SI01 : Serial data input (subsystem clock) SO00, SO01 : Serial data output INTP0 to INTP6 : External interrupt input SSI00 : Serial interface chip select input IVCMP0, IVCMP1 : Comparator input TI00 to TI03 : Timer input IVREF0, IVREF1 : Comparator reference input TO00 to TO03 : Timer output KR0 to KR3 : Key return TOOL0 : Data input/output for tool P00 to P04 : Port 0 TOOLRXD, TOOLTXD : Data input/output for external device P10 to P17 : Port 1 TxD0 : Transmit data P20 to P25 : Port 2 VCOUT0, VCOUT1 : Comparator output P30 to P33 : Port 3 AMP0+, AMP1+, : Operational amplifier (+side) input P40 : Port 4 AMP2+, AMP3+ P50 to P57 : Port 5 AMP0-, AMP1-, : Operational amplifier (-side) input P60 to P63 : Port 6 AMP2-, AMP3-P121 to P124 : Port 12 AMP0O, AMP1O, : Operational amplifier output P130, P137 : Port 13 AMP2O, AMP3O VDD : Power supply Vss : Ground X1. X2 : Crystal oscillator (main system clock) XT1, XT2

: Crystal oscillator (subsystem clock)

RL78/I1D 1. OUTLINE

1.6 Outline of Functions

Remark This outline describes the functions at the time when Peripheral I/O redirection register 0 (PIOR0) are set to 00H.

(1/2)

| Ī | | r | ł — — — — — — — — — — — — — — — — — — — | • | • | | | |
|----------------------|--|--|---|--|-------------------------|------------------------|--|--|
| | | 20-pin | 24-pin | 30-pin | 32-pin | 48-pin | | |
| | Item | R5F1176x (x = 8, A) | R5F1177x (x = 8, A) | R5F117Ax (x = 8, A, C) | R5F117Bx (x = A, C) | R5F117Gx (x = A, C) | | |
| Code flash me | mory (KB) | 8 to 16 KB | 8 to 16 KB | 8 to 32 KB | 16 to 32 KB | 16 to 32 KB | | |
| Data flash mer | mory (KB) | 2 KB | 2 KB | 2 KB | 2 KB | 2 KB | | |
| RAM | | 0.7 to 2.0 KB | 0.7 to 2.0 KB | 0.7 to 3.0 KB Note | 2.0 to 3.0 KB Note | 2.0 to 3.0 KB Note | | |
| Address space |) | 1 MB | | | | | | |
| Main system clock | High-speed system clock (fмx) | HS (High-speed ma HS (High-speed ma LS (Low-speed ma LV (Low-voltage ma | ain) mode:1 to 20 MF ain) mode:1 to 16 MF in) mode:1 to 8 MHz | main system clock i dz (VDD = 2.7 to 3.6 V dz (VDD = 2.4 to 3.6 V), (VDD = 1.8 to 3.6 V), z (VDD = 1.6 to 3.6 V), D = 1.8 to 3.6 V) | /), /), | | | |
| | High-speed on-chip oscillator clock (fін) Max: 24 MHz | HS (High-speed ma | ain) mode: 1 to 16 M | IHz (V _{DD} = 2.7 to 3.6 IHz (V _{DD} = 2.4 to 3.6 | V), | | | |
| | Middle-speed on-chip oscillator clock (fim) Max: 4 MHz | LV (Low-voltage ma | , | tz (VDD = 1.8 to 3.6 \ tz (VDD = 1.6 to 3.6 \ 'DD = 1.8 to 3.6 V) | * . | | | |
| Subsystem clock | Subsystem clock oscillator (fsx, fsxr) | _ | _ | XT1 (crystal) oscilla 32.768 kHz (TYP.): | | | | |
| | Low-speed on-chip oscillator clock (fiL) | 15 kHz (TYP.): V _{DD} | = 1.6 to 3.6 V | | | | | |
| General-purpo | se register | 8 bits × 32 registers | s (8 bits × 8 registers | ×4 banks) | | | | |
| Minimum instru | uction execution time | 0.04167 μs (High-s | peed on-chip oscillat | or clock: fin = 24 MH | lz operation) | | | |
| | | 0.05 μs (High-spee | d system clock: fмх = | = 20 MHz operation) | | | | |
| | | - | _ | 30.5 μs (Subsystem clock of operation) | oscillator clock: fsx = | 32.768 kHz | | |
| Instruction set | | Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | | | | |
| I/O port | Total | 14 | 18 | 24 | 26 | 42 | | |
| | CMOS I/O | 11 | 15 | 19 | 21 | 33 | | |
| | CMOS input | 3 | 3 | 5 | 5 | 5 | | |
| | N-ch open-drain I/O (6 V tolerance) | _ | _ | _ | _ | 4 | | |
| Timer | 16-bit timer | 4 channels | <u>I</u> | I | I | I | | |
| | Watchdog timer | 1 channel | | | | | | |
| | Real-time clock | 1 channel | | | | | | |
| | 12-bit interval timer | 1 channel | | | | | | |
| | 8/16-bit interval timer | 4 channels (8 bit) / | 2 channels (16 bit) | | | | | |
| | Timer output | 2 | 4 | 3 | 4 | 4 | | |
| | RTC output | - | _ | 1 channel • 1 Hz (subsystem clock fsx = 32.768 kHz) | generator and RTC/ | other clock: | | |

Note

<R>

The flash library uses RAM in self-programming and rewriting of the data flash memory. The target products and start address of the RAM areas used by the flash library are shown below.

R5F117xC (x = A, B, G): Start address FF300H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.



<R>

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V) (TA = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

(4/5)

| Items | Symbol | Condi | tions | MIN. | TYP. | MAX. | Unit |
|----------------------|--------|--|---|------------|------|------|------|
| Output voltage, high | Vон1 | P00 to P04, P30 to P33, P40, P50 to P57, P130 | 2.7 V ≤ VDD ≤ 3.6 V, IOH = -2.0 mA | VDD - 0.6 | | | V |
| | | | $1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}^{\text{Note } 3},$ IOH = -1.5 mA | VDD - 0.5 | | | V |
| | | | $1.6 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}^{\text{Note 1}},$ IOH = -1.0 mA | VDD - 0.5 | | | V |
| | VoH2 | P10 to P17, P20 to P25 | $1.6~V \leq AV_{DD} \leq 3.6~V~^{Note~2},$ $I_{OH} = -100~\mu A$ | AVDD - 0.5 | | | V |
| Output voltage, low | VOL1 | P00 to P04, P30 to P33, P40, P50 to P57, P130 | $2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ $\text{IOL} = 3.0 \text{ mA}$ | | | 0.6 | V |
| | | | $2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ $\text{IOL} = 1.5 \text{ mA}$ | | | 0.4 | V |
| | | | $1.8 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V Note } 3,$ $\text{IOL} = 0.6 \text{ mA}$ | | | 0.4 | V |
| | | | $1.6~V \le AV_{DD} \le 3.6~V~^{Note~1},$ $IoL = 0.3~mA$ | | | 0.4 | V |
| | VOL2 | P10 to P17, P20 to P25 | $1.6~V \leq AV_{DD} \leq 3.6~V~^{Note~2},$ $IoL = 400~\mu A$ | | | 0.4 | V |
| | Vol3 | P60 to P63 | $2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V},$ $\text{IOL} = 3.0 \text{ mA}$ | | | 0.4 | V |
| | | | $1.8 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}^{\text{Note } 3},$ $\text{IoL} = 2.0 \text{ mA}$ | | | 0.4 | V |
| | | | $1.6 \text{ V} \leq \text{AV}_{DD} \leq 3.6 \text{ V}^{\text{Note 1}},$ $\text{IOL} = 1.0 \text{ mA}$ | | | 0.4 | V |

Note 1. Only TA = -40 to +85°C is guaranteed.

Caution P30 and P51 to P56 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Note 2. The condition that $2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$ is guaranteed when $+85^{\circ}\text{C} < \text{TA} \le +105^{\circ}\text{C}$.

Note 3. The condition that $2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}$ is guaranteed when $+85^{\circ}\text{C} < \text{Ta} \le +105^{\circ}\text{C}$.

<R>

<R>

(Ta = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V) (Ta = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

(3/4)

| Parameter | Symbol | | | Conditions | | | MIN. | TYP. | MAX. | Unit |
|----------------|------------------|------|----------------------------|--|--|----------------------|------|------|-------|------------|
| Supply current | I _{DD2} | HALT | HS (high-speed main) mode | fin = 24 MHz Note 4, | V _{DD} = 3.0 V | | | 0.37 | 1.83 | mA |
| Note 1 | Note 2 | mode | | T _A = -40 to +85°C | | | | | | |
| | | | | fih = 24 MHz Note 4, | V _{DD} = 3.0 V | | | | 2.85 | |
| | | | | T _A = +85 to +105°C | | | | | | |
| | | | | fin = 16 MHz Note 4, | V _{DD} = 3.0 V | | | 0.36 | 1.38 | |
| | | | | T _A = -40 to +85°C | | | | | | |
| | | | | fin = 16 MHz Note 4, | V _{DD} = 3.0 V | | | | 2.08 | |
| | | | | T _A = +85 to +105°C | | | | | | |
| | | | LS (low-speed main) mode | fin = 8 MHz Note 4, | V _{DD} = 3.0 V | | | 250 | 710 | μΑ |
| | | | (MCSEL = 0) | T _A = -40 to +85°C | $V_{DD} = 2.0 \text{ V}$ | | | 250 | 710 | |
| | | | LS (low-speed main) mode | fin = 4 MHz Note 4, | V _{DD} = 3.0 V | | | 204 | 400 | μΑ |
| | | | (MCSEL = 1) | T _A = -40 to +85°C | $V_{DD} = 2.0 \text{ V}$ | | | 204 | 400 | |
| | | | | f _{IM} = 4 MHz Note 7, | V _{DD} = 3.0 V | | | 40 | 250 | |
| | | | | T _A = -40 to +85°C | V _{DD} = 2.0 V | | | 40 | 250 | |
| | | | LV (low-voltage main) mode | fin = 3 MHz Note 4, | V _{DD} = 3.0 V | | | 425 | 800 | μΑ |
| | | | | T _A = -40 to +85°C | V _{DD} = 2.0 V | | | 425 | 800 | |
| | | | LP (low-power main) mode | fin = 1 MHz Note 4, | V _{DD} = 3.0 V | | | 192 | 400 | μА |
| | | | (MCSEL = 1) | $T_A = -40 \text{ to } +85^{\circ}\text{C}$ | $V_{DD} = 3.0 \text{ V}$ | | | 192 | 400 | μΑ |
| | | | (| | V _{DD} = 3.0 V | | | 27 | 100 | |
| | | | | fim = 1 MHz Note 7, | $V_{DD} = 3.0 \text{ V}$ $V_{DD} = 2.0 \text{ V}$ | | | 27 | 100 | |
| | | | | T _A = -40 to +85°C | | | | | | |
| | | | HS (high-speed main) mode | f _{MX} = 20 MHz Note 3, | V _{DD} = 3.0 V | Square wave input | | 0.20 | 1.55 | mA |
| | | | | T _A = -40 to +85°C | | Resonator connection | | 0.40 | 1.74 | |
| | | | | $f_{MX} = 20 \text{ MHz} \text{ Note } 3,$ | $V_{DD} = 3.0 \text{ V}$ | Square wave input | | | 2.45 | |
| | | | | T _A = +85 to +105°C | | Resonator connection | | | 2.57 | |
| | | | | $f_{MX} = 10 \text{ MHz }^{Note 3},$ | $V_{DD} = 3.0 \text{ V}$ | Square wave input | | 0.15 | 0.86 | |
| | | | | $T_A = -40 \text{ to } +85^{\circ}\text{C}$ | | Resonator connection | | 0.30 | 0.93 | |
| | | | | $f_{MX} = 10 \text{ MHz} \text{ Note } 3,$ | $V_{DD} = 3.0 \text{ V}$ | Square wave input | | | 1.28 | |
| | | | | $T_A = +85 \text{ to } +105^{\circ}\text{C}$ | | Resonator connection | | | 1.36 | |
| | | | LS (low-speed main) mode | f _{MX} = 8 MHz Note 3, | V _{DD} = 3.0 V | Square wave input | | 68 | 550 | μΑ |
| | | | (MCSEL = 0) | T _A = -40 to +85°C | | Resonator connection | | 120 | 590 | |
| | | | | f _{MX} = 8 MHz Note 3, | V _{DD} = 2.0 V | Square wave input | | 68 | 550 | |
| | | | | T _A = -40 to +85°C | | Resonator connection | | 120 | 590 | |
| | | | LS (low-speed main) mode | f _{MX} = 4 MHz Note 3, | V _{DD} = 3.0 V | Square wave input | | 23 | 128 | μΑ |
| | | | (MCSEL = 1) | T _A = -40 to +85°C | | Resonator connection | | 65 | 200 | |
| | | | | f _{MX} = 1 MHz Note 3, | V _{DD} = 2.0 V | Square wave input | | 23 | 128 | |
| | | | | T _A = -40 to +85°C | | Resonator connection | | 65 | 200 | |
| | | | LP (low-power main) mode | f _{MX} = 4 MHz Note 3, | V _{DD} = 3.0 V | Square wave input | | 10 | 64 | μА |
| | | | (MCSEL = 1) | T _A = -40 to +85°C | | Resonator connection | | 48 | 150 | |
| | | | | f _{MX} = 1 MHz Note 3. | V _{DD} = 2.0 V | | | 10 | 64 | |
| | | | | T _A = -40 to +85°C | | Resonator connection | | 48 | 150 | |
| | | | Subsystem clock operation | fsx = 32.768 kHz, | 1 | Square wave input | | 0.24 | 0.57 | μА |
| | | | , | T _A = -40°C Note 5 | | Resonator connection | | 0.42 | 0.76 | ļ <i>1</i> |
| | | | | fsx = 32.768 kHz, | | Square wave input | | 0.30 | 0.57 | |
| | | | | $T_A = +25^{\circ}C$ Note 5 | | Resonator connection | | 0.54 | 0.76 | |
| | | | | fsx = 32.768 kHz, | | Square wave input | | 0.35 | 1.17 | |
| | | | | TA = +50°C Note 5 | | Resonator connection | | 1 | 1.17 | |
| | | | | | | | | 0.60 | | |
| | | | | fsx = 32.768 kHz, T _A = +70°C Note 5 | | Square wave input | | 0.42 | 1.97 | |
| | | | | | | Resonator connection | | 0.70 | 2.16 | |
| | | | | fsx = 32.768 kHz, | | Square wave input | | 0.80 | 3.37 | |
| | | | | T _A = +85°C Note 5 | | Resonator connection | | 0.95 | 3.56 | |
| | | | | fsx = 32.768 kHz, | | Square wave input | | 1.80 | 17.10 | |
| | | | | T _A = +105°C Note 5 | | Resonator connection | | 2.20 | 17.50 | |
| | | | | fil = 15 kHz, TA = -40°0 | Note 6 | | | 0.40 | 1.22 | μΑ |
| | | | | fil = 15 kHz, Ta = +25° | C Note 6 | | | 0.47 | 1.22 | |
| | | | | fil = 15 kHz, TA = +85° | C Note 6 | | | 0.80 | 3.30 | |
| | | | | | | | | | | |

(Notes and Remarks are listed on the next page.)





- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, operational amplifier, comparator, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the HALT instruction is executed in the flash memory.
- **Note 3.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- **Note 4.** When the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Note 5. When the high-speed system clock, middle-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and high-speed on-chip oscillator clock are stopped. When RTCLPC = 1 and ultra-low-power consumption oscillation is set (AMPHS1, AMPHS0) = (1, 0). The values include the current flowing into the real-time clock. However, the values do not include the current flowing into the 12-bit interval timer and watchdog timer.
- **Note 6.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, high-speed system clock, and sub clock are stopped.
- **Note 7.** When the high-speed system clock, high-speed on-chip oscillator clock, low-speed on-chip oscillator clock, and sub clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fih: High-speed on-chip oscillator clock frequency (24 MHz max.)

 Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsx: Sub clock frequency (XT1 clock oscillation frequency)
- Remark 6. fsub: Subsystem clock frequency (XT1 clock oscillation frequency or low-speed on-chip oscillator clock frequency)
- Remark 7. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V) (TA = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)


(1/2)

| Items | Symbol | | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|------------|---------------------------------|-----------------------------|--|---------------|------|------|------|
| Instruction cycle | Tcy | Main system clock | HS (high-speed main) | $2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ | 0.04167 | | 1 | μs |
| (minimum instruction | | (fmain) operation | mode | 2.4 V ≤ V _{DD} < 2.7 V | 0.0625 | | 1 | μs |
| execution time) | | | LS (low-speed main) | 1.8 V ≤ VDD ≤ 3.6 V | 0.125 | | 1 | μs |
| | | | mode | PMMC. MCSEL = 0 | | | | |
| | | | | $1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ | 0.25 | | 1 | |
| | | | | PMMC. MCSEL = 1 | | | | |
| | | | LP (low-power main) mode | $1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ | | 1 | | μs |
| | | | LV (low-voltage main) | $1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ | 0.25 | | 1 | μs |
| | | | mode | 1.6 V ≤ V _{DD} < 1.8 V | 0.34 | | 1 | |
| | | Subsystem clock | fsx | $1.8 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$ | 28.5 | 30.5 | 31.3 | μs |
| | | (fsub) operation | fıL | $1.8 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$ | | 66.7 | | |
| | | In the self- | HS (high-speed main) | $2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$ | 0.04167 | | 1 | μs |
| | | programming | mode | 2.4 V ≤ V _{DD} < 2.7 V | 0.0625 | | 1 | μs |
| | | mode | LS (low-speed main) mode | $1.8 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$ | 0.125 | | 1 | μs |
| | | | LV (low-voltage main) mode | $1.8 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$ | 0.25 | | 1 | μs |
| External system | fex | 2.7 V ≤ V _{DD} ≤ 3.6 \ | / | | 1.0 | | 20.0 | MHz |
| clock frequency | | 2.4 V ≤ V _{DD} <2.7 V | | | 1.0 | | 16.0 | MHz |
| | | 1.8 V ≤ V _{DD} <2.4 V | | | 1 | | 8 | MHz |
| | | 1.6 V ≤ V _{DD} <1.8 V | | | 1 | | 4 | MHz |
| | fexs | | | | 32 | | 35 | kHz |
| External system | texн, | 2.7 V ≤ V _{DD} ≤ 3.6 \ | / | | 24 | | | ns |
| clock input high-level | texL | 2.4 V ≤ V _{DD} <2.7 V | | | 30 | | | ns |
| width, low-level width | | 1.8 V ≤ V _{DD} <2.4 V | | | 60 | | | ns |
| | | 1.6 V ≤ V _{DD} <1.8 V | | | 120 | | | ns |
| | texhs, | | | | 13.7 | | | μs |
| TI00 to TI03 input high-level width, low-level width | tтін, tтіL | | | | 1/fмск+ 10 | | | ns |


Remark fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 3))

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0), g: PIM and POM number (g = 5)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01))

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = +85 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0 \text{ V})$

| Parameter | Symbol | ol Conditions | | HS (high-speed main) Mod | | Unit | |
|--|------------|---------------------------------|--|--------------------------|------|-------|--|
| raiametei | Symbol | | onditions | MIN. | MAX. | Oille | |
| SCKp cycle time | tKCY1 | tkcy1 ≥ fcLk/4 | $2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$ | 250 | | ns | |
| | | | 2.4 V ≤ V _{DD} ≤ 3.6 V | 500 | | ns | |
| SCKp high-/low-level width | tkh1, tkl1 | 2.7 V ≤ V _{DD} ≤ 3.6 | S V | tkcy1/2 - 36 | | ns | |
| | | 2.4 V ≤ V _{DD} ≤ 3.6 | S V | tkcy1/2 - 76 | | ns | |
| SIp setup time (to SCKp↑) Note 1 | tsıĸ1 | 2.7 V ≤ V _{DD} ≤ 3.6 | S V | 66 | | ns | |
| | | 2.4 V ≤ V _{DD} ≤ 3.6 V | | 133 | | ns | |
| SIp hold time (from SCKp↑) Note 2 | tksıı | | | 38 | | ns | |
| Delay time from SCKp↓ to SOp output Note 3 | tkso1 | C = 30 pF Note 4 | | | 50 | ns | |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)
- Remark 2. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 n: Channel number (mn = 00, 01))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

(1/2)

| Parameter | Symbol | Cond | litions | | peed main) ode | | LS (low-speed main) Mode | | w-power mode | | -voltage Mode | Unit |
|--------------------------------|---------------|--|--|-------------------|-------------------|-----------------|-----------------------------|-----------------|-----------------|-----------------|------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | tkcy2 | $2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$ | fмск > 16 MHz | 8/fмск | | _ | _ | _ | _ | _ | _ | ns |
| Note 5 | | | fмcк ≤ 16 MHz | 6/fмск | | 6/fмск | | 6/fмск | | 6/fмск | | |
| | | 2.4 V ≤ V _{DD} ≤ 3.6 V | -1 | 6/fмск and 500 | | 6/fмск | | 6/fмск | | 6/fмск | | |
| | | 1.8 V ≤ V _{DD} ≤ 3.6 V | | _ | | 6/fмск | | 6/fмск | | 6/fмск | | 1 |
| | | 1.7 V ≤ V _{DD} ≤ 3.6 V | | _ | | _ | | _ | | 1 | | |
| | | 1.6 V ≤ V _{DD} ≤ 3.6 V | | _ | | _ | | _ | | 1 | | |
| SCKp high-/ low-level width | tkh2, tkl2 | 2.7 V ≤ V _{DD} ≤ 3.6 V | | tkcy2/2 - | | tксу2/2 - 8 | | tксу2/2 - 8 | | tксу2/2 - 8 | | ns |
| | | $2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$ | | tксу2/2 - 18 | | tксү2/2 - 18 | | tксү2/2 - 18 | | tксү2/2 - 18 | | |
| | | $1.8~V \leq V_{DD} \leq 3.6~V$ | | _ | | | | | | | | |
| | | $1.7~V \leq V_{DD} \leq 3.6~V$ | | _ | | _ | | _ | | tксү2/2 | | |
| | | $1.6~V \leq V_{DD} \leq 3.6~V$ | | _ | | _ | | _ | | - 66 | | |
| SIp setup time (to SCKp↑) | tsık2 | $2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$ | | 1/fмск + 20 | | 1/fмск + 30 | | 1/fмск + 30 | | 1/fмск + 30 | | ns |
| Note 1 | | 2.4 V ≤ V _{DD} ≤ 3.6 V | | 1/fмск + 30 | | | | | | | | |
| | | 1.8 V ≤ V _{DD} ≤ 3.6 V | | _ | | | | | | | | |
| | | 1.7 V ≤ V _{DD} ≤ 3.6 V | | _ | | _ | | _ | | 1/fмск | | |
| | | $1.6~V \leq V_{DD} \leq 3.6~V$ | | _ | | _ | | _ | | + 40 | | |
| SIp hold time (from SCKp↑) | tksi2 | $2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$ | | 1/fмск + 31 | | 1/fмск + 31 | | 1/fмск + 31 | | 1/fмск + 31 | | ns |
| Note 2 | | $1.8~V \leq V_{DD} \leq 3.6~V$ | | _ | | | | | | | | |
| | | $1.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$ | | _ | | _ | | _ | | 1/fмск | | |
| | | $1.6~V \leq V_{DD} \leq 3.6~V$ | | _ | | _ | | _ | | + 250 | | |
| Delay time from SCKp↓ to SOp | tkso2 | C = 30 pF Note 4 | $2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$ | | 2/fмск + 44 | | 2/fмск + 110 | | 2/fмск + 110 | | 2/fмск + 110 | ns |
| output Note 3 | | | $2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$ | | 2/fмск + 75 | | | | | | | |
| | | | 1.8 V ≤ V _{DD} ≤ 3.6 V | | _ | | | | | | | |
| | | | 1.7 V ≤ V _{DD} ≤ 3.6 V | | _ | | _ | | _ | | 2/fмск | |
| | | | 1.6 V ≤ V _{DD} ≤ 3.6 V | | _ | | _ | | _ | Ī | + 220 | |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)
- Remark 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00, 01))



(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)


(2/2)

| Parameter | Symbol | | Conditions | , . | peed main) ode | | peed main) ode | | ower main) ode | LV (low-vol | tage main) ode | Unit |
|------------------|--------|-----------|--|-----------------|-------------------|-----------------|-------------------|-----------------|-------------------|-----------------|-------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SSI00 setup time | tssıĸ | DAPmn = 0 | $2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 3.6~\text{V}$ | 120 | | 120 | | 120 | | 120 | | ns |
| | | | 2.4 V ≤ V _{DD} < 2.7 V | 200 | | 200 | | 200 | | 200 | | |
| | | | 1.8 V ≤ V _{DD} < 2.4 V | _ | | | | | | | | |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | _ | | _ | | _ | | 400 | | |
| | | DAPmn = 1 | 2.7 V ≤ V _{DD} ≤ 3.6 V | 1/fмск + 120 | | 1/fмск + 120 | | 1/fмск + 120 | | 1/fмск + 120 | | ns |
| | | | 2.4 V ≤ V _{DD} < 2.7 V | 1/fмск + 200 | | 1/fмск + 200 | | 1/fмск + 200 | | 1/fмск + 200 | | |
| | | | 1.8 V ≤ V _{DD} < 2.4 V | _ | | | | | | | | |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | _ | | _ | | _ | | 1/fмск + 400 | | |
| SSI00 hold time | tkssi | DAPmn = 0 | $2.7~\text{V} \leq \text{Vdd} \leq 3.6~\text{V}$ | 1/fмск + 120 | | 1/fмск + 120 | | 1/fмск + 120 | | 1/fмск + 120 | | ns |
| | | | 2.4 V ≤ V _{DD} < 2.7 V | 1/fмск + 200 | | 1/fмск + 200 | | 1/fмск + 200 | | 1/fмск + 200 | | |
| | | | 1.8 V ≤ V _{DD} < 2.4 V | _ | | 1 | | | | | | |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | _ | | _ | | _ | | 1/fмск + 400 | | |
| | | DAPmn = 1 | $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$ | 120 | | 120 | | 120 | | 120 | | ns |
| | | | 2.4 V ≤ V _{DD} < 2.7 V | 200 | | 200 | | 200 | | 200 | | 1 |
| | | | 1.8 V ≤ V _{DD} < 2.4 V | _ | | 1 | | | | | | |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | _ | | _ | | _ | | 400 | | |


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)

CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))



Remark 1. p: CSI number (p = 00, 01)

Remark 2. m: Unit number, n: Channel number (mn = 00, 01)

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

$(TA = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0 \text{ V})$

(1/2)

| Parameter | Symbol | Cond | tions | HS (high-speed | main) Mode | Unit |
|--|------------|--|---|------------------|--------------|------|
| raiailletei | Symbol | Cond | IIIIIS | MIN. | MAX. | Unit |
| SCKp cycle time Note 5 | tkcy2 | 2.7 V ≤ VDD < 3.6 V | fмcк > 16 MHz | 16/fмск | | ns |
| | | | fмск ≤ 16 MHz | 12/fмск | | ns |
| | | 2.4 V ≤ VDD < 2.7 V | | 12/fмск and 1000 | | ns |
| SCKp high-/low-level width | tkH2, tkL2 | $2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$ | | tkcy2/2 - 16 | | ns |
| | | 2.4 V ≤ VDD < 2.7 V | | tkcy2/2 - 36 | | ns |
| SIp setup time (to SCKp↑) Note 1 | tsık2 | $2.7 \text{ V} \le \text{Vdd} \le 3.6 \text{ V}$ | | 1/fмск + 40 | | ns |
| | | 2.4 V ≤ VDD < 2.7 V | | 1/fмск + 60 | | ns |
| SIp hold time (from SCKp↑) Note 2 | tksi2 | | | 1/fмск + 62 | | ns |
| Delay time from SCKp↓ to SOp output Note 3 | tkso2 | C = 30 pF Note 4 | $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$ | | 2/fмск + 66 | ns |
| | | | $2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$ | | 2/fмск + 113 | ns |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- **Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)
- Remark 2. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
 - n: Channel number (mn = 00, 01))

(5) During communication at same potential (simplified I²C mode)

(TA = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = AVss = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed | main) Mode | Unit |
|-------------------------------|----------|--|---------------------|------------|-------|
| Falametel | Symbol | Conditions | MIN. | MAX. | Ullit |
| SCLr clock frequency | fscL | $2.7 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | | 400 Note 1 | kHz |
| | | $2.4~\textrm{V} \leq \textrm{Vdd} \leq 3.6~\textrm{V},$ $C_\textrm{b} = 100~\textrm{pF},~R_\textrm{b} = 3~\textrm{k}\Omega$ | | 100 Note 1 | kHz |
| Hold time when SCLr = "L" | tLow | $2.7 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | 1200 | | ns |
| | | $2.4~V \leq V_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$ | 4600 | | ns |
| Hold time when SCLr = "H" | thigh | $2.7~\textrm{V} \leq \textrm{Vdd} \leq 3.6~\textrm{V},$ $C_\textrm{b} = 50~\textrm{pF},~R_\textrm{b} = 2.7~\textrm{k}\Omega$ | 1200 | | ns |
| | | $2.4~V \leq V_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$ | 4600 | | ns |
| Data setup time (reception) | tsu: dat | $2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 3.6~\textrm{V},$ $C_\textrm{b} = 50~\textrm{pF},~\textrm{Rb} = 2.7~\textrm{k}\Omega$ | 1/fмск + 220 Note 2 | | ns |
| | | $2.4~V \leq V_{DD} \leq 3.6~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$ | 1/fмск + 580 Note 2 | | ns |
| Data hold time (transmission) | thd: dat | $2.7~\textrm{V} \leq \textrm{Vdd} \leq 3.6~\textrm{V},$ $\textrm{C}_\textrm{b} = 50~\textrm{pF},~\textrm{R}_\textrm{b} = 2.7~\textrm{k}\Omega$ | 0 | 770 | ns |
| | | $2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 3.6~\textrm{V},$ $C_\textrm{b} = 100~\textrm{pF},~R_\textrm{b} = 3~\textrm{k}\Omega$ | 0 | 1420 | ns |

Note 1. The value must also be equal to or less than fmck/4.

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

Note 2. Set the fмcκ value to keep the hold time of SCLr = "L" and SCLr = "H".

(6) Communication at different potential (1.8 V, 2.5V) (UART mode) (dedicated baud rate generator output)

$(TA = +85 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = \text{AVss} = 0 \text{ V})$

(2/2)

| Parameter | Symbol | | Conditions | HS (high- | speed main) Mode | Unit |
|----------------------|----------|--------------|---|-----------|------------------|-------|
| raiametei | Syllibol | | Conditions | MIN. | MAX. | Offic |
| Transfer rate Note 2 | | Transmission | $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V},$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}$ | | Note 1 | bps |
| | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF, } R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$ | | 1.2 Note 2 | Mbps |
| | | | $2.4 \text{ V} \le \text{V}_{DD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$ | | Notes 3, 4 | bps |
| | | | Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF, } R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$ | | 0.43 Note 5 | Mbps |

Note 1. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.7 \text{ V} \le \text{VdD} \le 3.6 \text{ V}$ and $2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$

Maximum transfer rate =
$$\frac{1}{ \left\{ -C_b \times R_b \times \ln \left(1 - \frac{2.0}{V_b} \right) \right\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides
- **Note 2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- Note 3. Use it with $VDD \ge Vb$.
- Note 4. The smaller maximum transfer rate derived by using fMcK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when $2.4 \text{ V} \le \text{VdD} < 3.3 \text{ V}$ and $1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V}$

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]


Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{\times 100 \, [\%]}$$

$$(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides
- **Note 5.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



CSI mode connection diagram (during communication at different potential)




- **Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 5)
- Remark 3. fmck: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00, 01))

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** r: IIC number (r = 00, 01), g: PIM, POM number (g = 5)
- Remark 3. fmck: Serial array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

 n: Channel number (n = 0, 1), mn = 00, 01)

2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

| Reference Voltage Input Channel | Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM | Reference voltage (+) = AVDD Reference voltage (-) = AVss | Reference voltage (+) = Internal reference voltage Reference voltage (-) = AVss |
|--|--|--|--|
| High-accuracy channel; ANI0 to ANI13 (input buffer power supply: AVDD) | Refer to 2.6.1 (1) . | Refer to 2.6.1 (2) . | Refer to 2.6.1 (5) . |
| | Refer to 2.6.1 (7) . | Refer to 2.6.1 (7) . | Refer to 2.6.1 (10) . |
| Standard channel; ANI16 to ANI18 (input buffer power supply: VDD) | Refer to 2.6.1 (3) . Refer to 2.6.1 (8) . | Refer to 2.6.1 (4) . Refer to 2.6.1 (9) . | |
| Internal reference voltage, | Refer to 2.6.1 (3) . | Refer to 2.6.1 (4) . | _ |
| Temperature sensor output voltage | Refer to 2.6.1 (8) . | Refer to 2.6.1 (9) . | |

(7) When reference voltage (+) = AV_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI13

(TA = +85 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVss = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|---------------------------------|--|-------|------|------|------|
| Resolution | Res | | $2.4 \text{ V} \le \text{AVdd} \le 3.6 \text{ V}$ | 8 | | 12 | bit |
| Overall error Note | AINL | 12-bit resolution | $2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$ | | | ±7.5 | LSB |
| Conversion time | tconv | ADTYP = 0, 12-bit resolution | 2.4 V ≤ AVDD ≤ 3.6 V | 3.375 | | | μs |
| Zero-scale error Note | Ezs | 12-bit resolution | $2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$ | | | ±6.0 | LSB |
| Full-scale error Note | Ers | 12-bit resolution | $2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$ | | | ±6.0 | LSB |
| Integral linearity error Note | ILE | 12-bit resolution | $2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$ | | | ±3.0 | LSB |
| Differential linearity error Note | DLE | 12-bit resolution | $2.4 \text{ V} \le \text{AV}_{DD} \le 3.6 \text{ V}$ | | | ±2.0 | LSB |
| Analog input voltage | Vain | | | 0 | | AVDD | V |

Note Excludes quantization error (±1/2 LSB).


Caution Always use AVDD pin with the same potential as the VDD pin.

2.6.5 POR circuit characteristics

(TA = -40 to +105°C, Vss = AVss = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|----------------------------|--------|-------------------------------------|--------------------------------|------|------|------|------|
| Detection voltage | VPOR | Power supply rise time | Ta = -40 to +85°C | 1.47 | 1.51 | 1.55 | V |
| | | | Ta = +85 to +105°C | 1.45 | 1.51 | 1.57 | V |
| | VPDR | Power supply fall time Note 1 | Ta = -40 to +85°C | 1.46 | 1.50 | 1.54 | V |
| | | | Ta = +85 to +105°C | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width Note 2 | Tpw1 | Other than STOP/SUB HALT/SUB RUN | Ta = +40 to +105°C | 300 | | | μs |
| | Tpw2 | STOP/SUB HALT/SUB RUN | T _A = +40 to +105°C | 300 | | | μs |

- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas

- 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the
- 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.3.0-1 November 2016)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited and Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

Unit 1601-1611, 16/F., Tower 2, Grand Cent Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B, Menara Amcorp, Amcorp Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

p Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141