

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	SCI, SPI
Peripherals	LVD, POR, PWM
Number of I/O	17
Program Memory Size	7.5KB (7.5K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 6x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc908gr8acdwe



## **Table of Contents**

## Chapter 3 Analog-to-Digital Converter (ADC)

3.1	Introduction	47
3.2	Features	47
3.3	Functional Description	47
3.3.1	ADC Port I/O Pins	47
3.3.2	Voltage Conversion	49
3.3.3	Conversion Time	50
3.3.4	Conversion	50
3.3.5	Accuracy and Precision	50
3.4	Interrupts	50
3.5	Low-Power Modes	50
3.5.1	Wait Mode	50
3.5.2	Stop Mode	50
3.6	I/O Signals	51
3.6.1	ADC Analog Ground Pin (V <sub>SSAD</sub> )/ADC Voltage Reference Low Pin (V <sub>REFL</sub> )	
3.6.2	ADC Analog Power Pin (V <sub>DDAD</sub> )/ADC Voltage Reference High Pin (V <sub>REFH</sub> )	
3.6.3	ADC Voltage In (V <sub>ADIN</sub> )	
3.7	I/O Registers	51
3.7.1	ADC Status and Control Register	51
3.7.2	ADC Data Register	53
3.7.3	ADC Clock Register	53
	Chapter 4	
	Chapter 4 Clock Generator Module (CGM)	
4.1	Introduction	E 6
4. i 4.2		
	Features	
4.3 4.3.1	Functional Description	
4.3.1 4.3.2	Crystal Oscillator Circuit	
4.3.2 4.3.3	PLL Circuits	
4.3.4 4.3.4	Acquisition and Tracking Modes	
4.3. <del>4</del>	Manual and Automatic PLL Bandwidth Modes	
4.3.6	Programming the PLL	
4.3.7	Special Programming Exceptions	
4.3.8	Base Clock Selector Circuit	
4.3.9	CGM External Connections	
4.4	I/O Signals	
4.4.1	Crystal Amplifier Input Pin (OSC1).	63
4.4.2	Crystal Amplifier Output Pin (OSC2)	63
4.4.3	External Filter Capacitor Pin (CGMXFC)	
4.4.4	PLL Analog Power Pin (V <sub>DDA</sub> )	
4.4.5	PLL Analog Ground Pin (V <sub>SSA</sub> )	
4.4.6	Oscillator Enable Signal (SIMOSCEN)	
4.4.7	Oscillator Stop Mode Enable Bit (OSCSTOPENB)	64
4.4.8	Crystal Output Frequency Signal (CGMXCLK)	
4.4.9	CGM Base Clock Output (CGMOUT)	
4.4.10	CGM CPU Interrupt (CGMINT)	

MC68HC908GR8A • MC68HC908GR4A Data Sheet, Rev. 5



## **Table of Contents**

## Chapter 12 Input/Output (I/O) Ports

12.1	Introduction	115
12.2	Port A	117
12.2.1	Port A Data Register	117
12.2.2	Data Direction Register A	118
12.2.3	Port A Input Pullup Enable Register	119
12.3	Port B	
12.3.1	Port B Data Register	
12.3.2	Data Direction Register B	
12.4	Port C	
12.4.1	Port C Data Register	
12.4.2	Data Direction Register C	
12.4.3	Port C Input Pullup Enable Register	
12.5	Port D	
12.5.1	Port D Data Register	
12.5.2	Data Direction Register D	
12.5.3	Port D Input Pullup Enable Register	
12.6	Port E	
12.6.1	Port E Data Register	
12.6.2	Data Direction Register E	
	01 1 40	
	Chapter 13	
	Serial Communications Interface (SCI) Module	
	Introduction	
	Features	
	Pin Name Conventions	
	Functional Description	
13.4.1	Data Format	
13.4.2	Transmitter	
13.4.2.	J	
13.4.2.2		
13.4.2.3		
13.4.2.		
13.4.2.	· · · · · · · · · · · · · · · · · · ·	
13.4.2.0	The state of the s	
13.4.3	Receiver	
13.4.3.		
13.4.3.	I .	
13.4.3.	1 0	
13.4.3.4	<b>5</b>	
13.4.3.9 13.4.3.9		
13.4.3.		
	The state of the s	
13.4.3.8	!	
	Low-Power Modes	
13.5.1	Wait Mode	
13.5.2	Stop Mode	145

MC68HC908GR8A • MC68HC908GR4A Data Sheet, Rev. 5



17.3 Pir	Name Conventions	201
17.4 Fu	nctional Description	201
17.4.1	TIM Counter Prescaler	203
17.4.2	Input Capture	203
17.4.3	Output Compare	204
17.4.3.1	Unbuffered Output Compare	204
17.4.3.2	Buffered Output Compare	204
17.4.4	Pulse Width Modulation (PWM)	205
17.4.4.1	Unbuffered PWM Signal Generation	205
17.4.4.2	Buffered PWM Signal Generation	206
17.4.4.3	PWM Initialization	206
17.5 Inte	errupts	207
	v-Power Modes	
17.6.1	Wait Mode	
17.6.2	Stop Mode	
	1 During Break Interrupts	
	Signals	
	Registers	
17.9.1	TIM Status and Control Register	
17.9.2	TIM Counter Registers	
17.9.3	TIM Counter Modulo Registers	
17.9.4	TIM Channel Status and Control Registers	
17.9.5	TIM Channel Registers	
17.0.0	This chains riogistore	
	Chapter 18	
	Chapter 18 Development Support	
18.1 Inti		215
	Development Support oduction	
	Development Support roduction	215
18.2 Bre	Development Support  oduction	215 215
18.2 Bre 18.2.1	Development Support  oduction	215 215 218
18.2 Bre 18.2.1 18.2.1.1	Development Support  oduction  eak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts	215 215 218 218
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2	Development Support  oduction	215 215 218 218 218
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3	Development Support  oduction  eak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts	215 215 218 218 218 218
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2	Development Support  oduction  ak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register	215 218 218 218 218 218 219
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1	Development Support  oduction  ak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers	215 218 218 218 218 218 219 219
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2	Development Support  oduction  eak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Address Registers	215 215 218 218 218 218 219 219 220
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3	Development Support  oduction  cak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Address Registers  SIM Break Status Register	215 218 218 218 218 219 219 220 220
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.2.2.4 18.2.3	Development Support  oduction  ak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Address Registers  SIM Break Status Register  SIM Break Flag Control Register	215 218 218 218 218 219 219 220 220
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.2.2.4 18.2.3	Development Support  oduction  eak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Address Registers  SIM Break Status Register  SIM Break Flag Control Register  Low-Power Modes	215 218 218 218 218 219 219 220 220 221
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.2.2.4 18.2.3 18.3 Mo	Development Support  oduction  eak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Address Registers  SIM Break Status Register  SIM Break Flag Control Register  Low-Power Modes  nitor Module (MON)	215 218 218 218 218 219 220 220 220 221 221
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.2.2.4 18.2.3 18.3 Mod 18.3.1 18.3.1.1 18.3.1.2	Development Support  oduction  eak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Address Registers  SIM Break Status Register  SIM Break Flag Control Register  Low-Power Modes  nitor Module (MON)  Functional Description	215 218 218 218 218 219 220 220 221 221 221
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.2.2.4 18.2.3 18.3 Mo 18.3.1 18.3.1.1	Development Support  oduction  eak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers SIM Break Status Register SIM Break Flag Control Register Low-Power Modes nitor Module (MON) Functional Description Normal Monitor Mode	215 218 218 218 219 219 220 220 221 221 225 225
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.2.2.4 18.2.3 18.3 Mod 18.3.1 18.3.1.1 18.3.1.2	Development Support  oduction  cak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Status Registers  SIM Break Status Register  SIM Break Flag Control Register  Low-Power Modes  nitor Module (MON)  Functional Description  Normal Monitor Mode  Forced Monitor Mode	215 218 218 218 218 219 220 220 221 221 225 225 225
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.2.2.4 18.2.3 18.3.1 18.3.1.1 18.3.1.2 18.3.1.3	Development Support  oduction  cak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Address Registers  SIM Break Status Register  SIM Break Flag Control Register  Low-Power Modes  nitor Module (MON)  Functional Description  Normal Monitor Mode  Forced Monitor Mode  Monitor Vectors	215 218 218 218 218 219 220 220 221 221 225 225 226
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.2.2.4 18.2.3 18.3 Mo 18.3.1 18.3.1.1 18.3.1.2 18.3.1.3 18.3.1.4	Development Support  oduction  cak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts  COP During Break Interrupts  Break Module Registers  Break Status and Control Register  Break Address Registers  SIM Break Status Register  SIM Break Flag Control Register  Low-Power Modes  nitor Module (MON)  Functional Description  Normal Monitor Mode  Forced Monitor Mode  Monitor Vectors  Data Format	215 218 218 218 218 219 220 220 221 225 225 226 226
18.2 Bre 18.2.1 18.2.1.1 18.2.1.2 18.2.1.3 18.2.2 18.2.2.1 18.2.2.2 18.2.2.3 18.3 Mo 18.3.1 18.3.1.1 18.3.1.2 18.3.1.3 18.3.1.4 18.3.1.5	Development Support  oduction  cak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers SIM Break Status Register SIM Break Flag Control Register Low-Power Modes nitor Module (MON) Functional Description Normal Monitor Mode Forced Monitor Mode Monitor Vectors Data Format Break Signal	215 218 218 218 218 219 220 220 221 225 225 225 226 226 226



#### Memory

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0	
	SCI Data Register	Read:	R7	R6	R5	R4	R3	R2	R1	R0	
\$0018	\$0018 (SCDR)		T7	T6	T5	T4	Т3	T2	T1	T0	
	See page 154.	Reset:				Unaffecte	d by reset			<u> </u>	
\$0019	SCI Baud Rate Register (SCBR)	Read: Write:			SCP1	SCP0	R	SCR2	SCR1	SCR0	
	See page 154.	Reset:	0	0	0	0	0	0	0	0	
	Keyboard Status	Read:	0	0	0	0	KEYF	0	IN A A COLCUC	MODEL	
\$001A	and Control Register (INTKBSCR)							ACKK	IMASKK	MODEK	
	See page 103.	Reset:	0	0	0	0	0	0	0	0	
\$001B	Keyboard Interrupt Enable Register (INTKBIER)	Read: Write:					KBIE3	KBIE2	KBIE1	KBIE0	
	See page 104.		0	0	0	0	0	0	0	0	
	Timebase Module Control		TBIF	TBR2	TBR1	TBR0	0	TBIE	TBON	R	
\$001C	Register (TBCR)	Write:		IDMZ	IDNI	IBNI IBNO		IDIE	IBON	n	
	See page 197.	Reset:	0	0	0	0	0	0	0	0	
	IRQ Status and Control	Read:	0	0	0	0	IRQF	0	IMASK	MODE	
\$001D	Register (INTSCR)	Write:						ACK	IIVIASK	MODE	
	See page 98.	Reset:	0	0	0	0	0	0	0	0	
	Configuration Register 2	Read:	0	0	0	0	0	0	OSC-	SCIBDSRC	
\$001E	(CONFIG2) <sup>(1)</sup> See page 75.	Write:							STOPENB	SCIBDSRC	
	occ page 70.		0	0	0	0	0	0	0	0	
\$001F	Configuration Register 1 (CONFIG1) <sup>(1)</sup>	Read: Write:	COPRS	LVISTOP	LVIRSTD	LVIPWRD	LVI5OR3 (Note 1)	SSREC	STOP	COPD	
	See page 76.	Reset:	0	0	0	0	0	0	0	0	

<sup>1.</sup> One-time writable register after each reset, except LVI5OR3 bit. LVI5OR3 bit is only reset via POR (power-on reset).

	Timer 1 Status and Control	Read:	TOF	TOIE	TSTOP	0	0	PS2	PS1	PS0
\$0020	Register (T1SC)	Write:	0	TOIL	13106	TRST		F 52	FSI	F30
	See page 209.	Reset:	0	0	1	0	0	0	0	0
	Timer 1 Counter	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$0021	Register High (T1CNTH)	Write:								
	See page 210.	Reset:	0	0	0	0	0	0	0	0
		[		= Unimplem	ented	R = Reserve	d	U = Unaffect	ted	

Figure 2-2. Control, Status, and Data Registers (Sheet 3 of 7)



#### Analog-to-Digital Converter (ADC)

#### 3.3.3 Conversion Time

Conversion starts after a write to the ADC status and control register (ADSCR). One conversion will take between 16 and 17 ADC clock cycles. The ADIVx and ADICLK bits should be set to provide a 1-MHz ADC clock frequency.

Conversion time = 
$$\frac{16 \text{ to } 17 \text{ ADC cycles}}{\text{ADC frequency}}$$

Number of bus cycles = conversion time  $\times$  bus frequency

#### 3.3.4 Conversion

In continuous conversion mode, the ADC data register will be filled with new data after each conversion. Data from the previous conversion will be overwritten whether that data has been read or not. Conversions will continue until the ADCO bit is cleared. The COCO bit is set after the first conversion and will stay set until the next read of the ADC data register.

In single conversion mode, conversion begins with a write to the ADSCR. Only one conversion occurs between writes to the ADSCR.

When a conversion is in process and the ADSCR is written, the current conversion data should be discarded to prevent an incorrect reading.

## 3.3.5 Accuracy and Precision

The conversion process is monotonic and has no missing codes.

## 3.4 Interrupts

When the AIEN bit is set, the ADC module is capable of generating CPU interrupts after each ADC conversion. A CPU interrupt is generated if the COCO bit is at 0. The COCO bit is not used as a conversion complete flag when interrupts are enabled.

#### 3.5 Low-Power Modes

The WAIT and STOP instruction can put the MCU in low power-consumption standby modes.

#### 3.5.1 Wait Mode

The ADC continues normal operation during wait mode. Any enabled CPU interrupt request from the ADC can bring the MCU out of wait mode. If the ADC is not required to bring the MCU out of wait mode, power down the ADC by setting ADCH4–ADCH0 bits in the ADC status and control register before executing the WAIT instruction.

## 3.5.2 Stop Mode

The ADC module is inactive after the execution of a STOP instruction. Any pending conversion is aborted. ADC conversions resume when the MCU exits stop mode after an external interrupt. Allow one conversion cycle to stabilize the analog circuitry.



## 3.7.2 ADC Data Register

One 8-bit result register, ADC data register (ADR), is provided. This register is updated each time an ADC conversion completes.




Figure 3-4. ADC Data Register (ADR)

## 3.7.3 ADC Clock Register

The ADC clock register (ADCLK) selects the clock frequency for the ADC.




Figure 3-5. ADC Clock Register (ADCLK)

#### ADIV2-ADIV0 — ADC Clock Prescaler Bits

ADIV2-ADIV0 form a 3-bit field which selects the divide ratio used by the ADC to generate the internal ADC clock. Table 3-2 shows the available clock configurations. The ADC clock should be set to approximately 1 MHz.

ADIV2	ADIV1	ADIV0	ADC Clock Rate
0	0	0	ADC input clock ÷ 1
0	0	1	ADC input clock ÷ 2
0	1	0	ADC input clock ÷ 4
0	1	1	ADC input clock ÷ 8
1	X <sup>(1)</sup>	X <sup>(1)</sup>	ADC input clock ÷ 16

Table 3-2. ADC Clock Divide Ratio

#### ADICLK — ADC Input Clock Select Bit

ADICLK selects either the bus clock or the oscillator output clock (CGMXCLK) as the input clock source to generate the internal ADC clock. Reset selects CGMXCLK as the ADC clock source.

- 1 = Internal bus clock
- 0 = Oscillator output clock (CGMXCLK)

<sup>1.</sup> X = Don't care



The following conditions apply when in manual mode:

- ACQ is a writable control bit that controls the mode of the filter. Before turning on the PLL in manual mode, the ACQ bit must be clear.
- Before entering tracking mode (ACQ = 1), software must wait a given time, t<sub>ACQ</sub> (see 4.8 Acquisition/Lock Time Specifications), after turning on the PLL by setting PLLON in the PLL control register (PCTL).
- Software must wait a given time, t<sub>AL</sub>, after entering tracking mode before selecting the PLL as the clock source to CGMOUT (BCS = 1).
- · The LOCK bit is disabled.
- CPU interrupts from the CGM are disabled.

## 4.3.6 Programming the PLL

The following procedure shows how to program the PLL.

#### NOTE

The round function in the following equations means that the real number should be rounded to the nearest integer number.

- 1. Choose the desired bus frequency, f<sub>BUSDES</sub>.
- 2. Calculate the desired VCO frequency (four times the desired bus frequency).

$$f_{VCLKDES} = 4 \times f_{BUSDES}$$

3. Choose a practical PLL (crystal) reference frequency, f<sub>RCLK</sub>, and the reference divider, R. Typically, the reference crystal is 4 MHz and R = 1.

Frequency errors to the PLL are corrected at a rate of  $f_{RCLK}/R$ . For stability and lock time reduction, this rate must be as fast as possible. The VCO frequency must be an integer multiple of this rate. The relationship between the VCO frequency,  $f_{VCLK}$ , and the reference frequency,  $f_{RCLK}$ , is

$$f_{VCLK} = \frac{2^P N}{R} (f_{RCLK})$$

P, the power of two multiplier, and N, the range multiplier, are integers.

In cases where desired bus frequency has some tolerance, choose  $f_{RCLK}$  to a value determined either by other module requirements (such as modules which are clocked by CGMXCLK), cost requirements, or ideally, as high as the specified range allows. See Chapter 19 Electrical Specifications. Choose the reference divider, R = 1. After choosing N and P, the actual bus frequency can be determined using equation in 2 above.

When the tolerance on the bus frequency is tight, choose  $f_{RCLK}$  to an integer divisor of  $f_{BUSDES}$ , and R = 1. If  $f_{RCLK}$  cannot meet this requirement, use the following equation to solve for R with practical choices of  $f_{RCLK}$ , and choose the  $f_{RCLK}$  that gives the lowest R.

$$R = round \left[ R_{MAX} \times \left\{ \left( \frac{f_{VCLKDES}}{f_{RCLK}} \right) - integer \left( \frac{f_{VCLKDES}}{f_{RCLK}} \right) \right\} \right]$$



## 4.5.4 PLL Multiplier Select Register Low

The PLL multiplier select register low (PMSL) contains the programming information for the low byte of the modulo feedback divider.




Figure 4-7. PLL Multiplier Select Register Low (PMSL)

#### NOTE

For applications using 1–8 MHz reference frequencies, this register must be reprogrammed before enabling the PLL. The reset value of this register will cause applications using 1–8 MHz reference frequencies to become unstable if the PLL is enabled without programming an appropriate value. The programmed value must not allow the VCO clock to exceed 32 MHz. See 4.3.6 Programming the PLL for detailed instructions on choosing the proper value for PMSL.

## MUL7-MUL0 — Multiplier Select Bits

These read/write bits control the low byte of the modulo feedback divider that selects the VCO frequency multiplier, N. (See 4.3.3 PLL Circuits and 4.3.6 Programming the PLL.) MUL7–MUL0 cannot be written when the PLLON bit in the PCTL is set. A value of \$0000 in the multiplier select registers configures the modulo feedback divider the same as a value of \$0001. Reset initializes the register to \$40 for a default multiply value of 64.

#### NOTE

The multiplier select bits have built-in protection such that they cannot be written when the PLL is on (PLLON = 1).

## 4.5.5 PLL VCO Range Select Register

The PLL VCO range select register (PMRS) contains the programming information required for the hardware configuration of the VCO.




Figure 4-8. PLL VCO Range Select Register (PMRS)

#### VRS7-VRS0 — VCO Range Select Bits

These read/write bits control the hardware center-of-range linear multiplier L which, in conjunction with E (see 4.3.3 PLL Circuits, 4.3.6 Programming the PLL, and 4.5.1 PLL Control Register), controls the hardware center-of-range frequency, f<sub>VRS</sub>. VRS7–VRS0 cannot be written when the PLLON bit in the PCTL is set. (See 4.3.7 Special Programming Exceptions.) A value of \$00 in the VCO range select



## LVI5OR3 — LVI 5-V or 3-V Operating Mode Bit

LVI5OR3 selects the voltage operating mode of the LVI module (see Chapter 11 Low-Voltage Inhibit (LVI)). The voltage mode selected for the LVI should match the operating V<sub>DD</sub> (see Chapter 19 Electrical Specifications) for the LVI's voltage trip points for each of the modes.

- 1 = LVI operates in 5-V mode
- 0 = LVI operates in 3-V mode

#### NOTE

The LVI5OR3 bit is cleared by a power-on reset (POR) only. Other resets will leave this bit unaffected.

#### SSREC — Short Stop Recovery Bit

SSREC enables the CPU to exit stop mode with a delay of 32 CGMXCLK cycles instead of a 4096-CGMXCLK cycle delay.

- 1 = Stop mode recovery after 32 CGMXCLK cycles
- 0 = Stop mode recovery after 4096 CGMXCLCK cycles

#### NOTE

Exiting stop mode by an LVI reset will result in the long stop recovery.

If the system clock source is an external crystal and the OSCSTOPENB configuration bit is not set, the oscillator will be disabled during stop mode. The short stop recovery does not provide enough time for oscillator stabilization and for this reason the SSREC bit should not be set.

The system stabilization time for power-on reset and long stop recovery (both 4096 CGMXCLK cycles) gives a delay longer than the LVI enable time for these startup scenarios. There is no period where the MCU is not protected from a low-power condition. However, when using the short stop recovery configuration option, the 32-CGMXCLK delay must be greater than the LVI's turn on time to avoid a period in startup where the LVI is not protecting the MCU.

#### STOP — STOP Instruction Enable Bit

STOP enables the STOP instruction.

- 1 = STOP instruction enabled
- 0 = STOP instruction treated as illegal opcode

#### COPD — COP Disable Bit

COPD disables the COP module. See Chapter 6 Computer Operating Properly (COP) Module.

- 1 = COP module disabled
- 0 = COP module enabled



# **Chapter 14 System Integration Module (SIM)**

## 14.1 Introduction

This section describes the system integration module (SIM). Together with the central processor unit (CPU), the SIM controls all microcontroller unit (MCU) activities. A block diagram of the SIM is shown in Figure 14-1. Table 14-1 is a summary of the SIM input/output (I/O) registers. The SIM is a system state controller that coordinates CPU and exception timing.




Figure 14-1. SIM Block Diagram

MC68HC908GR8A • MC68HC908GR4A Data Sheet, Rev. 5



Protecting flags in break mode ensures that set flags will not be cleared while in break mode. This protection allows registers to be freely read and written during break mode without losing status flag information.

Setting the BCFE bit enables the clearing mechanisms. Once cleared in break mode, a flag remains cleared even when break mode is exited. Status flags with a 2-step clearing mechanism — for example, a read of one register followed by the read or write of another — are protected, even when the first step is accomplished prior to entering break mode. Upon leaving break mode, execution of the second step will clear the flag as normal.

## 14.6 Low-Power Modes


Executing the WAIT or STOP instruction puts the MCU in a low power- consumption mode for standby situations. The SIM holds the CPU in a non-clocked state. The operation of each of these modes is described in the following subsections. Both STOP and WAIT clear the interrupt mask (I) in the condition code register, allowing interrupts to occur.

#### 14.6.1 Wait Mode

In wait mode, the CPU clocks are inactive while the peripheral clocks continue to run. Figure 14-15 shows the timing for wait mode entry.

A module that is active during wait mode can wakeup the CPU with an interrupt if the interrupt is enabled. Stacking for the interrupt begins one cycle after the WAIT instruction during which the interrupt occurred. In wait mode, the CPU clocks are inactive. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode.

Wait mode also can be exited by a reset (or break in emulation mode). A break interrupt during wait mode sets the SIM break stop/wait bit, SBSW, in the SIM break status register (SBSR). If the COP disable bit, COPD, in the CONFIG1 register is 0, then the computer operating properly module (COP) is enabled and remains active in wait mode.



Note: Previous data can be operand data or the WAIT opcode, depending on the last instruction.

Figure 14-15. Wait Mode Entry Timing

Figure 14-16 and Figure 14-17 show the timing for WAIT recovery.



If the timebase functions are not required during stop mode, reduce power consumption by disabling the timebase module before executing the STOP instruction.

## 16.6 Timebase Control Register

The timebase has one register, the timebase control register (TBCR), which is used to enable the timebase interrupts and set the rate.




Figure 16-2. Timebase Control Register (TBCR)

#### TBIF — Timebase Interrupt Flag

This read-only flag bit is set when the timebase counter has rolled over.

- 1 = Timebase interrupt pending
- 0 = Timebase interrupt not pending

#### TBR2-TBR0 — Timebase Divider Selection Bits

These read/write bits select the tap in the counter to be used for timebase interrupts as shown in Table 16-1.

TBR2	TBR1	TBR0	Divider
0	0	0	32,768
0	0 1		8192
0	1	0	2048
0	1	1	128
1	0	0	64
1	0	1	32
1	1	0	16
1	1	1	8

**Table 16-1. Timebase Divider Selection** 

#### NOTE

Do not change TBR2–TBR0 bits while the timebase is enabled (TBON = 1).

#### **TACK— Timebase Acknowledge Bit**

The TACK bit is a write-only bit and always reads as 0. Writing a 1 to this bit clears TBIF, the timebase interrupt flag bit. Writing a 0 to this bit has no effect.

- 1 = Clear timebase interrupt flag
- 0 = No effect



#### **Timebase Module (TBM)**

## TBIE — Timebase Interrupt Enabled Bit

This read/write bit enables the timebase interrupt when the TBIF bit becomes set. Reset clears the TBIE bit.

- 1 = Timebase interrupt is enabled.
- 0 = Timebase interrupt is disabled.

#### **TBON** — Timebase Enabled Bit

This read/write bit enables the timebase. Timebase may be turned off to reduce power consumption when its function is not necessary. The counter can be initialized by clearing and then setting this bit. Reset clears the TBON bit.

- 1 = Timebase is enabled.
- 0 = Timebase is disabled and the counter initialized to 0s.






Figure 17-8. TIM Counter Modulo Register High (TMODH)



Figure 17-9. TIM Counter Modulo Register Low (TMODL)

#### NOTE

Reset the TIM counter before writing to the TIM counter modulo registers.

## 17.9.4 TIM Channel Status and Control Registers

Each of the TIM channel status and control registers:

- Flags input captures and output compares
- Enables input capture and output compare interrupts
- Selects input capture, output compare, or PWM operation
- Selects high, low, or toggling output on output compare
- Selects rising edge, falling edge, or any edge as the active input capture trigger
- Selects output toggling on TIM overflow
- Selects 0% and 100% PWM duty cycle
- Selects buffered or unbuffered output compare/PWM operation




Figure 17-10. TIM Channel 0 Status and Control Register (TSC0)




Figure 17-11. TIM Channel 1 Status and Control Register (TSC1)

MC68HC908GR8A • MC68HC908GR4A Data Sheet, Rev. 5



## 19.10 Output Low-Voltage Characteristics




Figure 19-7. Typical Low-Side Driver Characteristics — Port PTA3–PTA0 (V<sub>DD</sub> = 5.5 Vdc)




Figure 19-8. Typical Low-Side Driver Characteristics — Port PTA3–PTA0 (V<sub>DD</sub> = 2.7 Vdc)




Figure 19-9. Typical Low-Side Driver Characteristics — Port PTC1–PTC0 ( $V_{DD} = 4.5 \text{ Vdc}$ )



# **Chapter 20 Ordering Information and Mechanical Specifications**

## 20.1 Introduction

This section provides ordering information for the MC68HC908GR8A and MC68HC908GR4A along with the dimensions for:

- 32-pin low-profile quad flat pack package (case 873A)
- 28-pin dual in-line package (case 710)
- 28-pin small outline package (case 751F)

The following figures show the latest package drawings at the time of this publication. To make sure that you have the latest package specifications, contact your local Freescale Semiconductor Sales Office.

## 20.2 MC Order Numbers

Table 20-1. MC Order Numbers

MC Order Number	Operating Temperature Range	Package		
MC68HC908GR8ACFA	-40°C to +85°C			
MC68HC908GR4ACFA	-40°C to +85°C	32-pin low-profile quad		
MC68HC908GR8AVFA	-40°C to +105°C	flat package (LQFP)		
MC68HC908GR8AMFA	-40°C to +125°C			
MC68HC908GR8ACP	-40°C to +85°C	28-pin dual in-ine		
MC68HC908GR4ACP	-40°C to +85°C	package (PDIP)		
MC68HC908GR8ACDW	-40°C to +85°C	28-pin small outout		
MC68HC908GR4ACDW	-40°C to +85°C	package (SOIC		

Temperature designators:

C = -40°C to +85°C

 $V = -40^{\circ}C \text{ to } + 105^{\circ}C$ 

 $M = -40^{\circ}C \text{ to } +125^{\circ}C$ 





Figure 20-1. Device Numbering System


## 20.3 Package Dimensions

Refer to the following pages for detailed package dimensions.

MC68HC908GR8A • MC68HC908GR4A Data Sheet, Rev. 5








© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE			
TITLE:	DOCUMENT NO: 98ASH70029A REV: C					
LOW PROFILE QUAD FLAT PA	,	CASE NUMBER: 873A-04 01 APR 200				
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	DEC MS-026 BBA				





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:		DOCUMENT NO	]: 98ASB42390B	REV: C
28 LD PDIP		CASE NUMBER	05 APR 2005	
		STANDARD: NO		



#### NOTES:

POSITIONAL TOLERANCE OF LEADS, SHALL BE WITHIN 0.25 MM (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

DIMENSION TO CENTER OF LEADS WHEN FORMED PARALLEL.

3 DIMENSION DOES NOT INCLUDE MOLD FLASH.

- 4. 710-02 OBSOLETE, NEW STD 710-03.
- 5. CONTROLLING DIMENSION: INCH

	IN	ICH	MILLI	METER			INCH	MILL	IMETER
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
А	1.435	1.465	36.45	37.21					
В	0.540	0.560	13.72	14.22					
С	0.155	0.200	3.94	5.08					
D	0.014	0.022	0.36	0.56					
F	0.040	0.060	1.02	1.52					
G	0.100	BSC	2.54	BSC					
Н	0.065	0.085	1.65	2.16					
J	0.008	0.015	0.20	0.38					
K	0.115	0.135	2.92	3.43					
L	0.600	BSC	15.24	1 BSC					
М	0 *	15*	0*	15°					
N	0.020	0.040	0.51	1.02					
© FREESCALE SEMICONDUCTOR, INC. MECHANICAL OUTLINE PRINT VERSION NOT							L Sidn ndi	TO SCALE	
TITLE			l		DECL	MENIT NIE	1. OOASD42201	חם	DEV/. C

TITLE:

28 LD PDIP

CASE NUMBER: 710-03

STANDARD: NON-JEDEC



#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 4. 751F-01 THRU -04 OBSOLETE. NEW STANDARD: 751F-05

<u>/5\</u>

THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: SOIC, WIDE BODY,		DOCUMENT NO	: 98ASB42345B	REV: G
28 LEAD	CASE NUMBER	2: 751F-05	10 MAR 2005	
CASEOUTLINE		STANDARD: MS_0134F		