

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Not For New Designs   |
| Core Processor             | HC08  |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | SCI, SPI  |
| Peripherals                | LVD, POR, PWM   |
| Number of I/O              | 21  |
| Program Memory Size        | 7.5KB (7.5K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 384 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V   |
| Data Converters            | A/D 6x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-LQFP   |
| Supplier Device Package    | 32-LQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mchc908gr8acfae">https://www.e-xfl.com/product-detail/nxp-semiconductors/mchc908gr8acfae</a> |

## Table of Contents

|       |                                       |    |
|-------|---------------------------------------|----|
| 7.3   | CPU Registers . . . . .               | 83 |
| 7.3.1 | Accumulator . . . . .                 | 84 |
| 7.3.2 | Index Register . . . . .              | 84 |
| 7.3.3 | Stack Pointer . . . . .               | 85 |
| 7.3.4 | Program Counter . . . . .             | 85 |
| 7.3.5 | Condition Code Register . . . . .     | 86 |
| 7.4   | Arithmetic/Logic Unit (ALU) . . . . . | 87 |
| 7.5   | Low-Power Modes . . . . .             | 87 |
| 7.5.1 | Wait Mode . . . . .                   | 87 |
| 7.5.2 | Stop Mode . . . . .                   | 87 |
| 7.6   | CPU During Break Interrupts . . . . . | 87 |
| 7.7   | Instruction Set Summary . . . . .     | 88 |
| 7.8   | Opcode Map . . . . .                  | 93 |

## Chapter 8 External Interrupt (IRQ)

|     |  |    |
|-----|--|----|
| 8.1 | Introduction . . . . .                       | 95 |
| 8.2 | Features . . . . .                           | 95 |
| 8.3 | Functional Description . . . . .             | 95 |
| 8.4 | IRQ Pin . . . . .                            | 97 |
| 8.5 | IRQ Module During Break Interrupts . . . . . | 97 |
| 8.6 | IRQ Status and Control Register . . . . .    | 98 |

## Chapter 9 Keyboard Interrupt Module (KBI)

|       |   |     |
|-------|---|-----|
| 9.1   | Introduction . . . . .                            | 99  |
| 9.2   | Features . . . . .                                | 99  |
| 9.3   | Functional Description . . . . .                  | 99  |
| 9.4   | Keyboard Initialization . . . . .                 | 102 |
| 9.5   | Low-Power Modes . . . . .                         | 102 |
| 9.5.1 | Wait Mode . . . . .                               | 102 |
| 9.5.2 | Stop Mode . . . . .                               | 103 |
| 9.6   | Keyboard Module During Break Interrupts . . . . . | 103 |
| 9.7   | I/O Registers . . . . .                           | 103 |
| 9.7.1 | Keyboard Status and Control Register . . . . .    | 103 |
| 9.7.2 | Keyboard Interrupt Enable Register . . . . .      | 104 |

## Chapter 10 Low-Power Modes

|        |   |     |
|--------|---|-----|
| 10.1   | Introduction . . . . .                      | 105 |
| 10.1.1 | Wait Mode . . . . .                         | 105 |
| 10.1.2 | Stop Mode . . . . .                         | 105 |
| 10.2   | Analog-to-Digital Converter (ADC) . . . . . | 105 |
| 10.2.1 | Wait Mode . . . . .                         | 105 |
| 10.2.2 | Stop Mode . . . . .                         | 105 |
| 10.3   | Break Module (BRK) . . . . .                | 106 |
| 10.3.1 | Wait Mode . . . . .                         | 106 |
| 10.3.2 | Stop Mode . . . . .                         | 106 |

### 2.6.3 FLASH Page Erase Operation

Use this step-by-step procedure to erase a page (64 bytes) of FLASH memory. A page consists of 64 consecutive bytes starting from addresses \$XX00, \$XX40, \$XX80, or \$XXC0. The 36-byte user interrupt vectors area also forms a page. Any FLASH memory page can be erased alone.

1. Set the ERASE bit, and clear the MASS bit in the FLASH control register.
2. Read the FLASH block protect register.
3. Write any data to any FLASH location within the page address range of the block to be erased.
4. Wait for a time,  $t_{NVS}$  (minimum 10  $\mu$ s)
5. Set the HVEN bit.
6. Wait for a time,  $t_{Erase}$  (minimum 1 ms or 4 ms)
7. Clear the ERASE bit.
8. Wait for a time,  $t_{NVH}$  (minimum 5  $\mu$ s)
9. Clear the HVEN bit.
10. After a time,  $t_{RCV}$  (typical 1  $\mu$ s), the memory can be accessed in read mode again.

**NOTE**

*Programming and erasing of FLASH locations cannot be performed by code being executed from FLASH memory. While these operations must be performed in the order shown, other unrelated operations may occur between the steps.*

In applications that need more than 1000 program/erase cycles, use the 4-ms page erase specification to get improved long-term reliability. Any application can use this 4-ms page erase specification. However, in applications where a FLASH location will be erased and reprogrammed less than 1000 times, and speed is important, use the 1-ms page erase specification to get a shorter cycle time.

### 2.6.4 FLASH Mass Erase Operation

Use this step-by-step procedure to erase entire FLASH memory:

1. Set both the ERASE bit, and the MASS bit in the FLASH control register.
2. Read the FLASH block protect register.
3. Write any data to any FLASH address<sup>(1)</sup> within the FLASH memory address range.
4. Wait for a time,  $t_{NVS}$  (minimum 10  $\mu$ s)
5. Set the HVEN bit.
6. Wait for a time,  $t_{MErase}$  (minimum 4 ms)
7. Clear the ERASE and MASS bits.


**NOTE**

*Mass erase is disabled whenever any block is protected (FLBPR does not equal \$FF).*

8. Wait for a time,  $t_{NVHL}$  (minimum 100  $\mu$ s)
9. Clear the HVEN bit.
10. After a time,  $t_{RCV}$  (typical 1  $\mu$ s), the memory can be accessed in read mode again.

---

1. When in monitor mode, with security sequence failed (see 18.3.2 Security), write to the FLASH block protect register instead of any FLASH address.



**Figure 3-2. ADC Block Diagram**

### 3.3.2 Voltage Conversion

When the input voltage to the ADC equals  $V_{REFH}$ , the ADC converts the signal to \$FF (full scale). If the input voltage equals  $V_{REFL}$ , the ADC converts it to \$00. Input voltages between  $V_{REFH}$  and  $V_{REFL}$  are a straight-line linear conversion.


**NOTE**

*The ADC input voltage must always be greater than  $V_{SSA}$  and less than  $V_{DDA}$ .  $V_{REFH}$  must always be greater than or equal to  $V_{REFL}$ .*

**NOTE**

*Connect the  $V_{DDA}$  pin to the same voltage potential as the  $V_{DD}$  pin, and connect the  $V_{SSA}$  pin to the same voltage potential as the  $V_{SS}$  pin. The  $V_{DDA}$  pin should be routed carefully for maximum noise immunity.*

**Clock Generator Module (CGM)**



**Figure 4-1. CGM Block Diagram**

if the PLL is off. Therefore, PLLON cannot be cleared when BCS is set, and BCS cannot be set when PLLON is clear. If the PLL is off (PLLON = 0), selecting CGMVCLK requires two writes to the PLL control register. (See 4.3.8 Base Clock Selector Circuit.)

### PRE1 and PRE0 — Prescaler Program Bits

These read/write bits control a prescaler that selects the prescaler power-of-two multiplier, P. (See PLL Circuits and Programming the PLL.) PRE1 and PRE0 cannot be written when the PLLON bit is set. Reset clears these bits.

**Table 4-2. PRE 1 and PRE0 Programming**

| PRE1 and PRE0 | P | Prescaler Multiplier |
|---------------|---|----------------------|
| 00            | 0 | 1                    |
| 01            | 1 | 2                    |
| 10            | 2 | 4                    |
| 11            | 3 | 8                    |

### VPR1 and 0 — VCO Power-of-Two Range Select Bits

These read/write bits control the VCO's hardware power-of-two range multiplier E that, in conjunction with L (See 4.3.3 PLL Circuits, 4.3.6 Programming the PLL, and 4.5.5 PLL VCO Range Select Register.) controls the hardware center-of-range frequency,  $f_{VRS}$ . VPR1:VPR0 cannot be written when the PLLON bit is set. Reset clears these bits.

**Table 4-3. VPR1 and VPR0 Programming**

| VPR1 and VPR0 | E                | VCO Power-of-Two Range Multiplier |
|---------------|------------------|-----------------------------------|
| 00            | 0                | 1                                 |
| 01            | 1                | 2                                 |
| 10            | 2                | 4                                 |
| 11            | 3 <sup>(1)</sup> | 8                                 |

1. Do not program E to a value of 3.

## 4.5.2 PLL Bandwidth Control Register

The PLL bandwidth control register (PBWC):

- Selects automatic or manual (software-controlled) bandwidth control mode
- Indicates when the PLL is locked
- In automatic bandwidth control mode, indicates when the PLL is in acquisition or tracking mode
- In manual operation, forces the PLL into acquisition or tracking mode

Address: \$0037

|        | Bit 7 | 6    | 5                       | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|------|-------------------------|---|---|---|---|-------|
| Read:  | AUTO  | LOCK | $\overline{\text{ACQ}}$ | 0 | 0 | 0 | 0 | R     |
| Write: |       |      |                         |   |   |   |   |       |
| Reset: | 0     | 0    | 0                       | 0 | 0 | 0 | 0 | 0     |

  = Unimplemented      R = Reserved

**Figure 4-5. PLL Bandwidth Control Register (PBWC)**

### 4.8.3 Choosing a Filter

As described in 4.8.2 Parametric Influences on Reaction Time, the external filter network is critical to the stability and reaction time of the PLL. The PLL is also dependent on reference frequency and supply voltage.

Figure 4-10 shows two types of filter circuits. In low-cost applications, where stability and reaction time of the PLL are not critical, the three component filter network shown in Figure 4-10(B) can be replaced by a single capacitor,  $C_F$ , as shown in Figure 4-10(A). Refer to Table 4-4 for recommended filter components at various reference frequencies. For reference frequencies between the values listed in the table, extrapolate to the nearest common capacitor value. In general, a slightly larger capacitor provides more stability at the expense of increased lock time.



Figure 4-10. PLL Filter

Table 4-4. Example Filter Component Values

| $f_{RCLK}$ | $C_{F1}$ | $C_{F2}$ | $R_{F1}$ | $C_F$  |
|------------|----------|----------|----------|--------|
| 1 MHz      | 8.2 nF   | 820 pF   | 2k       | 18 nF  |
| 2 MHz      | 4.7 nF   | 470 pF   | 2k       | 6.8 nF |
| 3 MHz      | 3.3 nF   | 330 pF   | 2k       | 5.6 nF |
| 4 MHz      | 2.2 nF   | 220 pF   | 2k       | 4.7 nF |
| 5 MHz      | 1.8 nF   | 180 pF   | 2k       | 3.9 nF |
| 6 MHz      | 1.5 nF   | 150 pF   | 2k       | 3.3 nF |
| 7 MHz      | 1.2 nF   | 120 pF   | 2k       | 2.7 nF |
| 8 MHz      | 1 nF     | 100 pF   | 2k       | 2.2 nF |

Table 7-1. Instruction Set Summary (Sheet 3 of 6)

| Source Form   | Operation                        | Description   | Effect on CCR |   |   |   |   | Address Mode | Opcode  | Operand  | Cycles  |                                      |
|---|----------------------------------|---|---------------|---|---|---|---|--------------|---|--|---|--------------------------------------|
|   |                                  |   | V             | H | I | N | Z |              |   |  |   | C                                    |
| CLR <i>opr</i><br>CLRA<br>CLR <sub>X</sub><br>CLR <sub>H</sub><br>CLR <i>opr,X</i><br>CLR , <i>X</i><br>CLR <i>opr,SP</i>                                     | Clear                            | M ← \$00<br>A ← \$00<br>X ← \$00<br>H ← \$00<br>M ← \$00<br>M ← \$00<br>M ← \$00  | 0             | - | - | 0 | 1 | -            | DIR<br>INH<br>INH<br>INH<br>IX1<br>IX<br>SP1        | 3F<br>4F<br>5F<br>8C<br>6F<br>7F<br>9E6F         | dd<br><br>ff<br>ff                                    | 3<br>1<br>1<br>1<br>3<br>2<br>4      |
| CMP # <i>opr</i><br>CMP <i>opr</i><br>CMP <i>opr</i><br>CMP <i>opr,X</i><br>CMP <i>opr,X</i><br>CMP , <i>X</i><br>CMP <i>opr,SP</i><br>CMP <i>opr,SP</i>      | Compare A with M                 | (A) - (M)   | †             | - | - | † | † | †            | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A1<br>B1<br>C1<br>D1<br>E1<br>F1<br>9EE1<br>9ED1 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ff<br>ff<br>ee ff | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| COM <i>opr</i><br>COMA<br>COM <sub>X</sub><br>COM <i>opr,X</i><br>COM , <i>X</i><br>COM <i>opr,SP</i>   | Complement (One's Complement)    | M ← (M) = \$FF - (M)<br>A ← (A) = \$FF - (M)<br>X ← (X) = \$FF - (M)<br>M ← (M) = \$FF - (M)<br>M ← (M) = \$FF - (M)<br>M ← (M) = \$FF - (M)  | 0             | - | - | † | † | 1            | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 33<br>43<br>53<br>63<br>73<br>9E63               | dd<br><br>ff<br>ff<br>ff                              | 4<br>1<br>1<br>4<br>3<br>5           |
| CPHX # <i>opr</i><br>CPHX <i>opr</i>  | Compare H:X with M               | (H:X) - (M:M + 1)   | †             | - | - | † | † | †            | IMM<br>DIR  | 65<br>75   | ii ii+1<br>dd   | 3<br>4                               |
| CPX # <i>opr</i><br>CPX <i>opr</i><br>CPX <i>opr</i><br>CPX , <i>X</i><br>CPX <i>opr,X</i><br>CPX <i>opr,X</i><br>CPX <i>opr,SP</i><br>CPX <i>opr,SP</i>      | Compare X with M                 | (X) - (M)   | †             | - | - | † | † | †            | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A3<br>B3<br>C3<br>D3<br>E3<br>F3<br>9EE3<br>9ED3 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ff<br>ff<br>ee ff | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| DAA   | Decimal Adjust A                 | (A) <sub>10</sub>   | U             | - | - | † | † | †            | INH   | 72   |   | 2                                    |
| DBNZ <i>opr,rel</i><br>DBNZ <sub>A</sub> <i>rel</i><br>DBNZ <sub>X</sub> <i>rel</i><br>DBNZ <i>opr,X,rel</i><br>DBNZ , <i>X,rel</i><br>DBNZ <i>opr,SP,rel</i> | Decrement and Branch if Not Zero | A ← (A) - 1 or M ← (M) - 1 or X ← (X) - 1<br>PC ← (PC) + 3 + <i>rel</i> ? (result) ≠ 0<br>PC ← (PC) + 2 + <i>rel</i> ? (result) ≠ 0<br>PC ← (PC) + 2 + <i>rel</i> ? (result) ≠ 0<br>PC ← (PC) + 3 + <i>rel</i> ? (result) ≠ 0<br>PC ← (PC) + 2 + <i>rel</i> ? (result) ≠ 0<br>PC ← (PC) + 4 + <i>rel</i> ? (result) ≠ 0 | -             | - | - | - | - | -            | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3B<br>4B<br>5B<br>6B<br>7B<br>9E6B               | dd rr<br>rr<br>rr<br>ff rr<br>rr<br>ff rr             | 5<br>3<br>3<br>5<br>4<br>6           |
| DEC <i>opr</i><br>DECA<br>DEC <sub>X</sub><br>DEC <i>opr,X</i><br>DEC , <i>X</i><br>DEC <i>opr,SP</i>   | Decrement                        | M ← (M) - 1<br>A ← (A) - 1<br>X ← (X) - 1<br>M ← (M) - 1<br>M ← (M) - 1<br>M ← (M) - 1  | †             | - | - | † | † | -            | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3A<br>4A<br>5A<br>6A<br>7A<br>9E6A               | dd<br><br>ff<br>ff<br>ff                              | 4<br>1<br>1<br>4<br>3<br>5           |
| DIV   | Divide                           | A ← (H:A)/(X)<br>H ← Remainder  | -             | - | - | - | † | †            | INH   | 52   |   | 7                                    |
| EOR # <i>opr</i><br>EOR <i>opr</i><br>EOR <i>opr</i><br>EOR <i>opr,X</i><br>EOR <i>opr,X</i><br>EOR , <i>X</i><br>EOR <i>opr,SP</i><br>EOR <i>opr,SP</i>      | Exclusive OR M with A            | A ← (A ⊕ M)   | 0             | - | - | † | † | -            | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX<br>SP1<br>SP2 | A8<br>B8<br>C8<br>D8<br>E8<br>F8<br>9EE8<br>9ED8 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br>ff<br>ff<br>ee ff | 2<br>3<br>4<br>4<br>3<br>2<br>4<br>5 |
| INC <i>opr</i><br>INCA<br>INC <sub>X</sub><br>INC <i>opr,X</i><br>INC , <i>X</i><br>INC <i>opr,SP</i>   | Increment                        | M ← (M) + 1<br>A ← (A) + 1<br>X ← (X) + 1<br>M ← (M) + 1<br>M ← (M) + 1<br>M ← (M) + 1  | †             | - | - | † | † | -            | DIR<br>INH<br>INH<br>IX1<br>IX<br>SP1               | 3C<br>4C<br>5C<br>6C<br>7C<br>9E6C               | dd<br><br>ff<br>ff                                    | 4<br>1<br>1<br>4<br>3<br>5           |

## 10.3 Break Module (BRK)

### 10.3.1 Wait Mode

The break (BRK) module is active in wait mode. In the break routine, the user can subtract one from the return address on the stack if the SBSW bit in the break status register is set.

### 10.3.2 Stop Mode

The break module is inactive in stop mode. The STOP instruction does not affect break module register states.

## 10.4 Central Processor Unit (CPU)

### 10.4.1 Wait Mode

The WAIT instruction:

- Clears the interrupt mask (I bit) in the condition code register, enabling interrupts. After exit from wait mode by interrupt, the I bit remains clear. After exit by reset, the I bit is set.
- Disables the CPU clock

### 10.4.2 Stop Mode

The STOP instruction:

- Clears the interrupt mask (I bit) in the condition code register, enabling external interrupts. After exit from stop mode by external interrupt, the I bit remains clear. After exit by reset, the I bit is set.
- Disables the CPU clock

After exiting stop mode, the CPU clock begins running after the oscillator stabilization delay.

## 10.5 Clock Generator Module (CGM)

### 10.5.1 Wait Mode

The clock generator module (CGM) remains active in wait mode. Before entering wait mode, software can disengage and turn off the PLL by clearing the BCS and PLLON bits in the PLL control register (PCTL). Less power-sensitive applications can disengage the PLL without turning it off. Applications that require the PLL to wake the MCU from wait mode also can deselect the PLL output without turning off the PLL.

### 10.5.2 Stop Mode

If the OSCSTOPENB bit in the CONFIG2 register is cleared (default), then the STOP instruction disables the CGM (oscillator and phase-locked loop) and holds low all CGM outputs (CGMXCLK, CGMOUT, and CGMINT).

If the OSCSTOPENB bit in the CONFIG2 register is set, then the phase locked loop is shut off, but the oscillator will continue to operate in stop mode.

### 11.3.3 Voltage Hysteresis Protection

Once the LVI has triggered (by having  $V_{DD}$  fall below  $V_{TRIPF}$ ), the LVI will maintain a reset condition until  $V_{DD}$  rises above the rising trip point voltage,  $V_{TRIPR}$ . This prevents a condition in which the MCU is continually entering and exiting reset if  $V_{DD}$  is approximately equal to  $V_{TRIPF}$ .  $V_{TRIPR}$  is greater than  $V_{TRIPF}$  by the hysteresis voltage,  $V_{HYS}$ .

### 11.3.4 LVI Trip Selection

The LVI5OR3 bit in the configuration register selects whether the LVI is configured for 5-V or 3-V protection.

**NOTE**

*The microcontroller is guaranteed to operate at a minimum supply voltage. The trip point ( $V_{TRIPF}$  [5 V] or  $V_{TRIPF}$  [3 V]) may be lower than this. See Chapter 19 Electrical Specifications for the actual trip point voltages.*

## 11.4 LVI Status Register

The LVI status register (LVISR) indicates if the  $V_{DD}$  voltage was detected below the  $V_{TRIPF}$  level.

Address: \$FE0C

|        | Bit 7  | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|--------|---|---|---|---|---|---|-------|
| Read:  | LVIOUT | 0 | 0 | 0 | 0 | 0 | 0 | 0     |
| Write: |        |   |   |   |   |   |   |       |
| Reset: | 0      | 0 | 0 | 0 | 0 | 0 | 0 | 0     |

 = Unimplemented

**Figure 11-3. LVI Status Register (LVISR)**

### LVIOUT — LVI Output Bit

This read-only flag becomes set when the  $V_{DD}$  voltage falls below the  $V_{TRIPF}$  trip voltage (see Table 11-1). Reset clears the LVIOUT bit.

**Table 11-1. LVIOUT Bit Indication**

| $V_{DD}$                         | LVIOUT         |
|----------------------------------|----------------|
| $V_{DD} > V_{TRIPR}$             | 0              |
| $V_{DD} < V_{TRIPF}$             | 1              |
| $V_{TRIPF} < V_{DD} < V_{TRIPR}$ | Previous value |

## 11.5 LVI Interrupts

The LVI module does not generate interrupt requests.

## 11.6 Low-Power Modes

The STOP and WAIT instructions put the MCU in low power-consumption standby modes.

Address: \$0016

|        | Bit 7 | 6  | 5    | 4    | 3  | 2  | 1  | Bit 0 |
|--------|-------|----|------|------|----|----|----|-------|
| Read:  | SCTE  | TC | SCRF | IDLE | OR | NF | FE | PE    |
| Write: |       |    |      |      |    |    |    |       |
| Reset: | 1     | 1  | 0    | 0    | 0  | 0  | 0  | 0     |

= Unimplemented

**Figure 13-13. SCI Status Register 1 (SCS1)**

### SCTE — SCI Transmitter Empty Bit

This clearable, read-only bit is set when the SCDR transfers a character to the transmit shift register. SCTE can generate an SCI transmitter CPU interrupt request. When the SCTIE bit in SCC2 is set, SCTE generates an SCI transmitter CPU interrupt request. In normal operation, clear the SCTE bit by reading SCS1 with SCTE set and then writing to SCDR. Reset sets the SCTE bit.

- 1 = SCDR data transferred to transmit shift register
- 0 = SCDR data not transferred to transmit shift register

### TC — Transmission Complete Bit

This read-only bit is set when the SCTE bit is set, and no data, preamble, or break character is being transmitted. TC generates an SCI transmitter CPU interrupt request if the TCIE bit in SCC2 is also set. TC is automatically cleared when data, preamble or break is queued and ready to be sent. There may be up to 1.5 transmitter clocks of latency between queueing data, preamble, and break and the transmission actually starting. Reset sets the TC bit.

- 1 = No transmission in progress
- 0 = Transmission in progress

### SCRF — SCI Receiver Full Bit

This clearable, read-only bit is set when the data in the receive shift register transfers to the SCI data register. SCRF can generate an SCI receiver CPU interrupt request. When the SCRIE bit in SCC2 is set, SCRF generates a CPU interrupt request. In normal operation, clear the SCRF bit by reading SCS1 with SCRF set and then reading the SCDR. Reset clears SCRF.

- 1 = Received data available in SCDR
- 0 = Data not available in SCDR

### IDLE — Receiver Idle Bit

This clearable, read-only bit is set when 10 or 11 consecutive 1s appear on the receiver input. IDLE generates an SCI receiver CPU interrupt request if the ILIE bit in SCC2 is also set. Clear the IDLE bit by reading SCS1 with IDLE set and then reading the SCDR. After the receiver is enabled, it must receive a valid character that sets the SCRF bit before an idle condition can set the IDLE bit. Also, after the IDLE bit has been cleared, a valid character must again set the SCRF bit before an idle condition can set the IDLE bit. Reset clears the IDLE bit.

- 1 = Receiver input idle
- 0 = Receiver input active (or idle since the IDLE bit was cleared)

### OR — Receiver Overrun Bit

This clearable, read-only bit is set when software fails to read the SCDR before the receive shift register receives the next character. The OR bit generates an SCI error CPU interrupt request if the ORIE bit in SCC3 is also set. The data in the shift register is lost, but the data already in the SCDR is not affected. Clear the OR bit by reading SCS1 with OR set and then reading the SCDR. Reset clears the OR bit.

- 1 = Receive shift register full and SCRF = 1
- 0 = No receiver overrun

## System Integration Module (SIM)

The SIM is responsible for:

- Bus clock generation and control for CPU and peripherals:
  - Stop/wait/reset/break entry and recovery
  - Internal clock control
- Master reset control, including power-on reset (POR) and computer operating properly (COP) timeout
- Interrupt arbitration

Table 14-1 shows the internal signal names used in this section.


**Table 14-1. Signal Name Conventions**

| Signal Name | Description   |
|-------------|---|
| CGMXCLK     | Buffered version of OSC1 from clock generator module (CGM)                                  |
| CGMVCLK     | PLL output  |
| CGMOUT      | PLL-based or OSC1-based clock output from CGM module<br>(Bus clock = CGMOUT divided by two) |
| IAB         | Internal address bus  |
| IDB         | Internal data bus   |
| PORRST      | Signal from the power-on reset module to the SIM  |
| IRST        | Internal reset signal   |
| R/W         | Read/write signal   |

| Addr.                       | Register Name  | Bit 7  | 6    | 5               | 4    | 3    | 2    | 1                   | Bit 0 |      |
|-----------------------------|--|--------|------|-----------------|------|------|------|---------------------|-------|------|
| \$FE00                      | SIM Break Status Register (SBSR)<br>See page 171.        | Read:  | R    | R               | R    | R    | R    | SBSW                | R     |      |
|                             |  | Write: |      |                 |      |      |      | Note <sup>(1)</sup> |       |      |
|                             |  | Reset: | 0    | 0               | 0    | 0    | 0    | 0                   | 0     |      |
| 1. Writing a 0 clears SBSW. |  |        |      |                 |      |      |      |                     |       |      |
| \$FE01                      | SIM Reset Status Register (SRSR)<br>See page 172.        | Read:  | POR  | PIN             | COP  | ILOP | ILAD | MODRST              | LVI   | 0    |
|                             |  | Write: |      |                 |      |      |      |                     |       |      |
|                             |  | POR:   | 1    | 0               | 0    | 0    | 0    | 0                   | 0     | 0    |
| \$FE03                      | SIM Break Flag Control Register (SBFCR)<br>See page 173. | Read:  | BCFE | R               | R    | R    | R    | R                   | R     |      |
|                             |  | Write: |      |                 |      |      |      |                     |       |      |
|                             |  | Reset: | 0    |                 |      |      |      |                     |       |      |
| \$FE04                      | Interrupt Status Register 1 (INT1)<br>See page 167.      | Read:  | IF6  | IF5             | IF4  | IF3  | IF2  | IF1                 | 0     | 0    |
|                             |  | Write: | R    | R               | R    | R    | R    | R                   | R     | R    |
|                             |  | Reset: | 0    | 0               | 0    | 0    | 0    | 0                   | 0     | 0    |
| \$FE05                      | Interrupt Status Register 2 (INT2)<br>See page 168.      | Read:  | IF14 | IF13            | IF12 | IF11 | IF10 | IF9                 | IF8   | IF7  |
|                             |  | Write: | R    | R               | R    | R    | R    | R                   | R     | R    |
|                             |  | Reset: | 0    | 0               | 0    | 0    | 0    | 0                   | 0     | 0    |
| \$FE06                      | Interrupt Status Register 3 (INT3)<br>See page 168.      | Read:  | 0    | 0               | 0    | 0    | 0    | 0                   | IF16  | IF15 |
|                             |  | Write: | R    | R               | R    | R    | R    | R                   | R     | R    |
|                             |  | Reset: | 0    | 0               | 0    | 0    | 0    | 0                   | 0     | 0    |
|                             |  |        |      | = Unimplemented |      |      |      | = Reserved          |       |      |

**Figure 14-2. SIM I/O Register Summary**


## Serial Peripheral Interface (SPI) Module



1. Ports are software configurable with pullup device if input port.
2. Higher current drive port pins
3. Pin contains integrated pullup device

**Figure 15-1. Block Diagram Highlighting SPI Block and Pins**

# Serial Peripheral Interface (SPI) Module



**Figure 15-8. Transmission Start Delay (Master)**




Figure 16-1. Timebase Block Diagram

## 16.5 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

### 16.5.1 Wait Mode

The timebase module remains active after execution of the WAIT instruction. In wait mode the timebase register is not accessible by the CPU.


If the timebase functions are not required during wait mode, reduce the power consumption by stopping the timebase before executing the WAIT instruction.

### 16.5.2 Stop Mode

The timebase module may remain active after execution of the STOP instruction if the internal clock generator has been enabled to operate during stop mode through the OSCSTOPENB bit in the configuration register. The timebase module can be used in this mode to generate a periodic wakeup from stop mode.

If the internal clock generator has not been enabled to operate in stop mode, the timebase module will not be active during stop mode. In stop mode, the timebase register is not accessible by the CPU.

### Timer Interface Module (TIM1 and TIM2)



1. Ports are software configurable with pullup device if input port.
2. Higher current drive port pins
3. Pin contains integrated pullup device

**Figure 17-2. Block Diagram Highlighting TIM Block and Pins**

# Chapter 19

## Electrical Specifications

### 19.1 Introduction

This chapter contains electrical and timing specifications

### 19.2 Absolute Maximum Ratings

Maximum ratings are the extreme limits to which the microcontroller unit (MCU) can be exposed without permanently damaging it.

**NOTE**

*This device is not guaranteed to operate properly beyond the maximum ratings. Refer to 5.0 V DC Electrical Characteristics for guaranteed operating conditions.*

| Characteristic <sup>(1)</sup>  | Symbol          | Value                            | Unit |
|--|-----------------|----------------------------------|------|
| Supply voltage   | $V_{DD}$        | -0.3 to + 6.0                    | V    |
| Input voltage  | $V_{In}$        | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V    |
| Maximum current per pin excluding $V_{DD}$ , $V_{SS}$ , and PTC0–PTC | I               | ± 15                             | mA   |
| Maximum current for pins PTC0–PTC1                                   | $I_{PTC0-PTC1}$ | ± 25                             | mA   |
| Maximum current into $V_{DD}$  | $I_{mvdd}$      | 150                              | mA   |
| Maximum current out of $V_{SS}$                                      | $I_{mvss}$      | 150                              | mA   |
| Storage temperature  | $T_{stg}$       | -55 to +150                      | °C   |

1. Voltages referenced to  $V_{SS}$

**NOTE**

*This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended that  $V_{In}$  and  $V_{Out}$  be constrained to the range  $V_{SS} \leq (V_{In} \text{ or } V_{Out}) \leq V_{DD}$ . Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either  $V_{SS}$  or  $V_{DD}$ ).*

### 19.3 Functional Operating Range

| Characteristic              | Symbol   | Value                | Unit |
|-----------------------------|----------|----------------------|------|
| Operating temperature range | $T_A$    | -40 to +125          | °C   |
| Operating voltage range     | $V_{DD}$ | 3.0 ±10%<br>5.0 ±10% | V    |

### 19.4 Thermal Characteristics

| Characteristic   | Symbol        | Value  | Unit |
|--|---------------|--|------|
| Thermal resistance<br>PDIP (28-pin)<br>SOIC (28-pin)<br>QFP (32-pin) | $\theta_{JA}$ | 60<br>60<br>95   | °C/W |
| I/O pin power dissipation  | $P_{I/O}$     | User-Determined  | W    |
| Power dissipation <sup>(1)</sup>                                     | $P_D$         | $P_D = (I_{DD} \times V_{DD}) + P_{I/O} =$<br>$K/(T_J + 273 \text{ °C})$ | W    |
| Constant <sup>(2)</sup>  | K             | $P_D \times (T_A + 273 \text{ °C})$<br>$+ P_D^2 \times \theta_{JA}$      | W/°C |
| Average junction temperature   | $T_J$         | $T_A + (P_D \times \theta_{JA})$   | °C   |
| Maximum junction temperature   | $T_{JM}$      | 140  | °C   |

1. Power dissipation is a function of temperature.

2. K is a constant unique to the device. K can be determined for a known  $T_A$  and measured  $P_D$ . With this value of K,  $P_D$  and  $T_J$  can be determined for any value of  $T_A$ .

## Electrical Specifications


| Characteristic <sup>(1)</sup>          | Symbol              | Min   | Typ <sup>(2)</sup> | Max | Unit |
|--|---------------------|-------|--------------------|-----|------|
| POR reset voltage <sup>(8)</sup>       | V <sub>PORRST</sub> | 0     | 700                | 800 | mV   |
| POR rise time ramp rate <sup>(9)</sup> | R <sub>POR</sub>    | 0.035 | —                  | —   | V/ms |

- V<sub>DD</sub> = 5.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, unless otherwise noted
- Typical values reflect average measurements at midpoint of voltage range, 25 °C only.
- Run (operating) I<sub>DD</sub> measured using external square wave clock source (f<sub>osc</sub> = 32.8 MHz). All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. C<sub>L</sub> = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run I<sub>DD</sub>. Measured with all modules enabled.
- Wait I<sub>DD</sub> measured using external square wave clock source (f<sub>osc</sub> = 32.8 MHz). All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. C<sub>L</sub> = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait I<sub>DD</sub>. Measured with PLL and LVI enabled.
- Stop I<sub>DD</sub> is measured with OSC1 = V<sub>SS</sub>.
- Stop I<sub>DD</sub> with TBM enabled is measured using an external crystal clock source (f<sub>OSC</sub> = 8 MHz). All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. All inputs configured as inputs.
- Pullups and pulldowns are disabled. Port B leakage is specified in 19.12 ADC Characteristics.
- Maximum is highest voltage that POR is possible.
- If minimum V<sub>DD</sub> is not reached before the internal POR reset is released,  $\overline{\text{RST}}$  must be driven low externally until minimum V<sub>DD</sub> is reached.


## 19.6 3.0 V DC Electrical Characteristics

| Characteristic <sup>(1)</sup>                                       | Symbol           | Min  | Typ <sup>(2)</sup> | Max  | Unit |
|---|------------------|--|--------------------|--|------|
| Output high voltage<br>(I <sub>Load</sub> = -0.6 mA) all I/O pins   | V <sub>OH</sub>  | V <sub>DD</sub> - 0.3                          | —                  | —  | V    |
| (I <sub>Load</sub> = -4.0 mA) all I/O pins                          | V <sub>OH</sub>  | V <sub>DD</sub> - 1.0                          | —                  | —  | V    |
| (I <sub>Load</sub> = -4.0 mA) pins PTC0-PTC1 only                   | V <sub>OH</sub>  | V <sub>DD</sub> - 0.5                          | —                  | —  | V    |
| Maximum combined I <sub>OH</sub> for port C, port E, port PTD0-PTD3 | I <sub>OH1</sub> | —  | —                  | 30   | mA   |
| Maximum combined I <sub>OH</sub> for port PTD4-PTD6, port A, port B | I <sub>OH2</sub> | —  | —                  | 30   | mA   |
| Maximum total I <sub>OH</sub> for all port pins                     | I <sub>OHT</sub> | —  | —                  | 60   | mA   |
| Output low voltage<br>(I <sub>Load</sub> = 0.5 mA) all I/O pins     | V <sub>OL</sub>  | —  | —                  | 0.3  | V    |
| (I <sub>Load</sub> = 6.0 mA) all I/O pins                           | V <sub>OL</sub>  | —  | —                  | 1.0  | V    |
| (I <sub>Load</sub> = 10.0 mA) pins PTC0-PTC1 only                   | V <sub>OL</sub>  | —  | —                  | 0.8  | V    |
| Maximum combined I <sub>OL</sub> for port C, port E, port PTD0-PTD3 | I <sub>OL1</sub> | —  | —                  | 30   | mA   |
| Maximum combined I <sub>OL</sub> for port PTD4-PTD6, port A, port B | I <sub>OL2</sub> | —  | —                  | 30   | mA   |
| Maximum total I <sub>OL</sub> for all port pins                     | I <sub>OLT</sub> | —  | —                  | 60   | mA   |
| Input high voltage<br>All ports, IRQs, RESET<br>OSC1                | V <sub>IH</sub>  | 0.7 × V <sub>DD</sub><br>0.8 × V <sub>DD</sub> | —                  | V <sub>DD</sub>                                | V    |
| Input low voltage<br>All ports, IRQs, RESET<br>OSC1                 | V <sub>IL</sub>  | V <sub>SS</sub>                                | —                  | 0.3 × V <sub>DD</sub><br>0.2 × V <sub>DD</sub> | V    |

Continued on next page



|   |                           |                            |  |
|---|---------------------------|----------------------------|--|
| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | <b>MECHANICAL OUTLINE</b> | PRINT VERSION NOT TO SCALE |  |
| TITLE: SOIC, WIDE BODY,<br>28 LEAD<br>CASEOUTLINE       | DOCUMENT NO: 98ASB42345B  | REV: G                     |  |
|   | CASE NUMBER: 751F-05      | 10 MAR 2005                |  |
|   | STANDARD: MS-013AE        |                            |  |



|   |                           |                            |  |
|---|---------------------------|----------------------------|--|
| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | <b>MECHANICAL OUTLINE</b> | PRINT VERSION NOT TO SCALE |  |
| TITLE: SOIC, WIDE BODY,<br>28 LEAD<br>CASEOUTLINE       | DOCUMENT NO: 98ASB42345B  | REV: G                     |  |
|   | CASE NUMBER: 751F-05      | 10 MAR 2005                |  |
|   | STANDARD: MS-013AE        |                            |  |